參數(shù)資料
型號: GS1559-CBE2
廠商: Gennum Corporation
英文描述: GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver
中文描述: GS1559的HD - LINX進(jìn)程,商標(biāo)第二多速率解串器與環(huán)通電纜驅(qū)動(dòng)器
文件頁數(shù): 55/74頁
文件大?。?/td> 686K
代理商: GS1559-CBE2
GS1559 Data Sheet
30572 - 4
July 2005
55 of 74
4.10.5.3 Lock Error Detection
The LOCKED pin of the GS1559 indicates the lock status of the reclocker and lock
detect blocks of the device. Only when the LOCKED pin is asserted HIGH has the
device correctly locked to the received data stream, (see
Lock Detect on page 31
).
The GS1559 will also indicate lock error to the host interface when LOCKED =
LOW by setting the LOCK_ERR bit in the ERROR_STATUS register HIGH.
4.10.5.4 Ancillary Data Checksum Error Detection
The GS1559 will calculate checksums for all received ancillary data and compare
the calculated values to the received checksum words. If a mismatch is detected,
the error is flagged in the CCS_ERR and/or YCS_ERR bits of the
ERROR_STATUS register.
When operating in HD mode, (SD/HD = LOW), the device will make comparisons
on both the Y and C channels separately. If an error condition in the Y channel is
detected, the YCS_ERR bit will be set HIGH. If an error condition in the C channel
is detected, the CCS_ERR bit will be set HIGH.
When operating in SD mode, (SD/HD = HIGH), only the YCS_ERR bit will be set
HIGH when checksum errors are detected.
Although the GS1559 will calculate and compare checksum values for all ancillary
data types by default, the host interface may program the device to check only
certain types of ancillary data checksums.
This is accomplished via the ANC_TYPE register as described in
Programmable
Ancillary Data Detection on page 45
.
FF_LINE_START_F0
Address: 016h
15-10
Not Used.
9-0
FF_LINE_START_F0[9:0]
Field 0 Full Field start line data used to set EDH
calculation range outside of SMPTE RP 165
values.
R/W
0
FF_LINE_END_F0
Address: 017h
15-10
Not Used.
9-0
FF_LINE_END_F0[9:0]
Field 0 Full Field start line data used to set EDH
calculation range outside of SMPTE RP 165
values.
R/W
0
FF_LINE_START_F1
Address: 018h
15-10
Not Used.
9-0
FF_LINE_START_F1[9:0]
Field 1 Full Field start line data used to set EDH
calculation range outside of SMPTE RP 165
values.
R/W
0
FF_LINE_END_F1
Address: 019h
15-10
Not Used.
9-0
FF_LINE_END_F1[9:0]
Field 1 Full Field end line data used to set EDH
calculation range outside of SMPTE RP 165
values.
R/W
0
Table 4-13: Host Interface Description for EDH Calculation Range Registers (Continued)
Register Name
Bit
Name
Description
R/W
Default
相關(guān)PDF資料
PDF描述
GS2905 500mA CMOS LDO Voltage Regulator
GS2905X15 500mA CMOS LDO Voltage Regulator
GS2905X18 500mA CMOS LDO Voltage Regulator
GS2905X25 500mA CMOS LDO Voltage Regulator
GS2905X33 500mA CMOS LDO Voltage Regulator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS1560 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Voltage Controlled Oscillator
GS1560A 制造商:Gennum Corporation 功能描述:
GS1560A_07 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Dual-Rate Deserializer
GS1560A_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Dual-Rate Deserializer