- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385311 > GS1559-CBE2 (Gennum Corporation) GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver PDF資料下載
參數(shù)資料
| 型號(hào)： | GS1559-CBE2 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver |
| 中文描述： | GS1559的HD - LINX進(jìn)程，商標(biāo)第二多速率解串器與環(huán)通電纜驅(qū)動(dòng)器 |
| 文件頁數(shù)： | 42/74頁 |
| 文件大?。?/td> | 686K |
| 代理商： | GS1559-CBE2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
GS1559 Data Sheet
30572 - 4
July 2005
42 of 74
Figure 4-4: DVB-ASI FIFO Implementation Using The GS1559
4.9 Data Through Mode
The GS1559 may be configured by the application layer to operate as a simple
serial-to-parallel converter. In this mode, the device presents data to the output
data bus without performing any decoding, descrambling or word-alignment.
Data through mode is enabled only when the MASTER/SLAVE, SMPTE_BYPASS,
and DVB_ASI input pins are set LOW. Under these conditions, the lock detection
algorithm enters PLL lock mode, (see
Lock Detect on page 31
), such that the
device may reclock data not conforming to SMPTE or DVB-ASI streams. The
LOCKED pin will indicate analog lock.
When operating in master mode, the GS1559 will set the SMPTE_BYPASS and
DVB_ASI signals to logic LOW if presented with a data stream without SMPTE
TRS ID words or DVB-ASI sync words. The LOCKED and data bus outputs will be
forced LOW and the serial digital loop-through output will be a buffered version of
the input.
4.10 Additional Processing Functions
The GS1559 contains an additional data processing block which is available in
SMPTE mode only, (see
SMPTE Functionality on page 34
).
4.10.1 FIFO Load Pulse
To aid in the application-specific implementation of auto-phasing and line
synchronization functions, the GS1559 will generate a FIFO load pulse to reset
line-based FIFO storage.
The FIFO_LD output pin will normally be HIGH but will go LOW for one PCLK
period, thereby generating a FIFO write reset signal.
The FIFO load pulse will be generated such that it is co-timed to the SAV XYZ code
word presented to the output data bus. This ensures that the next PCLK cycle will
correspond to the first active sample of the video line.
Figure 4-5
shows the timing relationship between the FIFO_LD signal and the
output video data.
8
8
AOUT ~ HOUT
WORDERR
PCLK = 27MHz
SYNCOUT
DDI
DDI
CLK_IN
CLK_OUT
FIFO
READ_CLK
<27MHz
FE
FF
TS
WE
WORDERR
GS1559
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS2905 | 500mA CMOS LDO Voltage Regulator |
| GS2905X15 | 500mA CMOS LDO Voltage Regulator |
| GS2905X18 | 500mA CMOS LDO Voltage Regulator |
| GS2905X25 | 500mA CMOS LDO Voltage Regulator |
| GS2905X33 | 500mA CMOS LDO Voltage Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS1560 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Voltage Controlled Oscillator |
| GS1560A | 制造商:Gennum Corporation 功能描述: |
| GS1560A_07 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Dual-Rate Deserializer |
| GS1560A_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Dual-Rate Deserializer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。