參數(shù)資料
型號(hào)： GS1559-CBE2
廠商： Gennum Corporation
英文描述： GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver
中文描述： GS1559的HD - LINX進(jìn)程，商標(biāo)第二多速率解串器與環(huán)通電纜驅(qū)動(dòng)器
文件頁數(shù)： 32/74頁
文件大小： 686K
代理商： GS1559-CBE2
GS1559 Data Sheet
30572 - 4
July 2005
32 of 74
For SMPTE and DVB-ASI inputs, the lock detect block will only assert the LOCKED
output signal HIGH if (1) the reclocker has locked to the input data stream as
indicated by the internal pll_lock signal, and (2) TRS or DVB-ASI sync words have
been correctly identified.
If after four attempts lock has not been achieved, the lock detection algorithm will
enter into PLL lock mode. In this mode, the reclocker will attempt to lock to the input
data stream without detecting SMPTE TRS or DVB-ASI sync words. This
unassisted process can take up to 10ms to achieve lock.
When reclocker lock as indicated by the internal pll_lock signal is achieved in this
mode, one of the following will occur:
1. In slave mode, data will be passed directly to the parallel outputs without any
further processing taking place and the LOCKED signal will be asserted HIGH
if and only if the SMPTE_BYPASS and DVB_ASI input pins are set LOW; or
2. In master mode, the LOCKED signal will be asserted LOW, the parallel
outputs will be latched to logic LOW, and the SMPTE_BYPASS and DVB_ASI
output signals will also be set LOW.
4.6.2 Master Mode
Recall that the GS1559 is said to be in master mode when the MASTER/SLAVE
input signal is set HIGH. In this case, the following four device pins become output
status signals:
The combined setting of these four pins will indicate whether the device has locked
to valid SMPTE or DVB-ASI data at SD or HD rates.
Table 4-2
shows the possible
combinations.
SMPTE_BYPASS
DVB_ASI
SD/HD
RC_BYP
4.6.3 Slave Mode
The GS1559 is said to be in slave mode when the MASTER/SLAVE input signal is
set LOW. In this case, the four device pins listed in
Master Mode on page 32
become input control signals.
It is required that the application layer set the first three inputs to reflect the
appropriate input data format (SMPTE_BYPASS, DVB_ASI, and SD/HD). If just
one of these three is configured incorrectly, the device will not lock to the input data
stream, and the DATA_ERROR pin will be set LOW.
The fourth input signal, RC_BYP, allows the application layer to determine whether
the serial digital loop-through output will be a reclocked or buffered version of the
input, (see
Reclocker Bypass Control on page 29
).
Table 4-3
shows the required
settings for various input formats.
相關(guān)PDF資料
PDF描述
GS2905 500mA CMOS LDO Voltage Regulator
GS2905X15 500mA CMOS LDO Voltage Regulator
GS2905X18 500mA CMOS LDO Voltage Regulator
GS2905X25 500mA CMOS LDO Voltage Regulator
GS2905X33 500mA CMOS LDO Voltage Regulator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS1560 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Voltage Controlled Oscillator
GS1560A 制造商:Gennum Corporation 功能描述:
GS1560A_07 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Dual-Rate Deserializer
GS1560A_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Dual-Rate Deserializer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*