- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385311 > GS1559-CBE2 (Gennum Corporation) GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver PDF資料下載
參數(shù)資料
| 型號： | GS1559-CBE2 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver |
| 中文描述： | GS1559的HD - LINX進程，商標第二多速率解串器與環(huán)通電纜驅(qū)動器 |
| 文件頁數(shù)： | 57/74頁 |
| 文件大?。?/td> | 686K |
| 代理商： | GS1559-CBE2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
GS1559 Data Sheet
30572 - 4
July 2005
57 of 74
4.10.6 Error Correction and Insertion
In addition to signal error detection and indication, the GS1559 may also correct
certain types of errors by inserting corrected code words, checksums and CRC
values into the data stream. These features are only available in SMPTE mode and
IOPROC_EN/
DIS
must be set HIGH. Individual correction features may be enabled
or disabled via the IOPROC_DISABLE register (
Table 4-14
).
All of the IOPROC_DISABLE register bits default to '0' after device reset, enabling
all of the processing features. To disable any individual error correction feature, the
host interface must set the corresponding bit HIGH in the IOPROC_DISABLE
register.
Table 4-14: Host Interface Description for Internal Processing Disable Register
Register Name
Bit
Name
Description
R/W
Default
IOPROC_DISABLE
Address: 000h
15-9
–
Not Used.
–
–
8
H_CONFIG
Horizontal sync timing output configuration. Set
LOW for active line blanking timing. Set HIGH for H
blanking based on the H bit setting of the TRS
words. See
Figure 4-2
.
0
7-6
–
Not Used.
–
–
5
ILLEGAL_REMAP
Illegal Code re-mapping. Correction of illegal code
words within the active picture. Set HIGH to disable.
The IOPROC_EN/DIS pin must be set HIGH.
R/W
0
4
EDH_CRC_INS
Error Detection & Handling (EDH) Cyclical
Redundancy Check (CRC) error correction
insertion. In SD mode set HIGH to disable. The
IOPROC_EN/DIS pin must be set HIGH.
R/W
0
3
ANC_CSUM_INS
Ancillary Data Check-sum insertion. Set HIGH to
disable. The IOPROC_EN/DIS pin must be set
HIGH.
R/W
0
2
CRC_INS
Y and C line based CRC insertion. In HD mode,
inserts line based CRC words in both the Y and C
channels. Set HIGH to disable. The
IOPROC_EN/DIS pin must be set HIGH.
R/W
0
1
LNUM_INS
Y and C line number insertion. In HD mode set
HIGH to disable. The IOPROC_EN/DIS pin must be
set HIGH.
R/W
0
0
TRS_INS
Timing Reference Signal Insertion. Set HIGH to
disable. The IOPROC_EN/DIS pin must be set
HIGH.
R/W
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS2905 | 500mA CMOS LDO Voltage Regulator |
| GS2905X15 | 500mA CMOS LDO Voltage Regulator |
| GS2905X18 | 500mA CMOS LDO Voltage Regulator |
| GS2905X25 | 500mA CMOS LDO Voltage Regulator |
| GS2905X33 | 500mA CMOS LDO Voltage Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS1560 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Voltage Controlled Oscillator |
| GS1560A | 制造商:Gennum Corporation 功能描述: |
| GS1560A_07 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:Dual-Rate Deserializer |
| GS1560A_09 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Dual-Rate Deserializer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。