- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383012 > GM72V66841ET-7 (HYNIX SEMICONDUCTOR INC) 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | GM72V66841ET-7 |
| 廠商： | HYNIX SEMICONDUCTOR INC |
| 元件分類： | DRAM |
| 英文描述： | 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| 中文描述： | 8M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| 封裝： | 0.400 INCH, TSOP2-54 |
| 文件頁(yè)數(shù)： | 5/57頁(yè) |
| 文件大小： | 592K |
| 代理商： | GM72V66841ET-7 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)
LG Semicon
GM72V66841CT/CLT
Command Operation
Command Truth Table
The synchronous DRAM recognizes the following commands specified by the CS, RAS, CAS, WE
and address pins.
* Notes : H: V
IH
, L: V
IL
, X: V
IH
or V
IL
, V: Valid address input
Function
Ignore command
Symbol
CKE
n-1
No Operation
Burst stop in full page
Column address and
read command
Read with auto-Precharge
Write with auto-Precharge
Row address strobe and
bank active
Precharge all banks
Column address and
write command
CS
RAS
CAS
WE
A12~
A13
A10
A0~
A11
DESL
NOP
BST
READ
READ A
WRIT
WRIT A
ACTV
PALL
H
H
H
H
H
H
H
H
H
H
X
X
X
X
X
X
X
X
X
V
H
L
L
L
L
L
L
L
L
L
X
H
H
H
H
H
H
L
L
L
X
H
H
L
L
L
L
H
H
L
X
H
L
H
H
L
L
H
L
H
X
X
X
V
V
V
V
V
X
X
X
X
X
L
H
L
H
V
H
X
X
X
X
V
V
V
V
V
X
X
n
H
X
L
L
L
L
V
V
V
Mode register set
MRS
Refresh
REF/SELF
Precharge select bank
PRE
H
X
L
L
H
L
V
L
X
4
V
SS
and V
SSQ
(Power supply pins)
Ground is connected. (V
SS
is for the internal circuit and V
SSQ
is for the output
buffer.)
NC
No Connection pins.
DESCRIPTION
Pin Name
V
CC
and V
CCQ
(Power supply pins)
3.3 V is applied. (V
CC
is for the internal circuit and V
CCQ
is for the output
buffer.)
DQ0 ~ DQ7
(I/O pins)
Data is input and output from these pins. These pins are the same as those of a
conventional DRAM.
Pin Description(Continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GM72V66841ET-7K | 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| GM7630 | FIXED MULTI - OUTPUT REGULATOR |
| GM7630SIP10T | FIXED MULTI - OUTPUT REGULATOR |
| GM76C28A | 2,048 WORDS X 8 BIT CMOS STATIC RAM |
| GM82C803C | 2.88 MB FDC/ DUAL UARTS WITH FIFO PIO / IDE INTERFACE / S-IR/ PNP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GM72V66841ET-75 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM |
| GM72V66841ET-7J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM |
| GM72V66841ET-7K | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| GM72V66841ET-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM |
| GM72V66841EXX | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。