- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384329 > GL9701-MXG (Genesys Logic, Inc.) PCI ExpressTM to PCI Bridge PDF資料下載
參數(shù)資料
| 型號： | GL9701-MXG |
| 廠商： | Genesys Logic, Inc. |
| 英文描述： | PCI ExpressTM to PCI Bridge |
| 中文描述： | 的PCI ExpressTM到PCI橋 |
| 文件頁數(shù)： | 52/75頁 |
| 文件大小： | 1077K |
| 代理商： | GL9701-MXG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
GL9701 PCI Express
TM
to PCI Bridge
2000-2006 Genesys Logic Inc. - All rights reserved.
Page 52
number for the given PCI Express Link.
6.33 Offset 80h: PCI Express Link Control Register
Bits
Type
Default
Description
1:0
RO
00b
Active State Power Management (ASPM) Control
–
GL9701 does not support ASPM.
2
RsvdP
0b
RsvdP
3
RO
0b
Read Completion Boundary (RCB)
–
Indicates the RCB value
for the Root Port. Defined encodings are:
0b : 64 byte
1b : 128 byte
4
RW
0b
Link Disable
–
This bit disables the Link when set to 1b.
5
RW
0b
Retrain Link
–
A write of 1b to this bit initiates Link retraining by
directing the Physical Layer LTSSM to the Recovery state.
6
RW
0b
Common Clock Configuration
–
This bit when set indicates
that this component and the component at the opposite end of
this Link are operating with a distributed common reference clock.
A value of 0b indicates that this component and the component at
the opposite end of this Link are operating with asynchronous
reference clock.
7
RW
0b
Extended Synch
–
This bit when set forces the transmission of
4096 FTS ordered sets in the L0s state followed by a single SKP
ordered set prior to entering the L0 state, and the transmission of
1024 TS1 ordered sets in the L1 state prior to entering the
Recovery state.
15:8
RsvdP
00h
RsvdP
6.34 Offset 82h: PCI Express Link Status Register
Bits
Type
Default
Description
3:0
RO
0h
Link Speed
–
This field indicates the negotiated Link speed of the
given PCI Express Link.Defined encodings are:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GL9711 | PCI ExpressTM PIPE x1 PHY |
| GL9711-TGGXX | PCI ExpressTM PIPE x1 PHY |
| GL9714 | PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | PCI ExpressTM PIPE x4 PHY |
| GL9ED2 | 2.0X5.0mm, Rectangle Type, Milky Diffusion, Dichromatic LED Lamps for Indicator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GL9711 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x1 PHY |
| GL9711-TGGXX | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x1 PHY |
| GL9714 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
| GL99 | 制造商:Gem Sound 功能描述:Rack Mount Outlet Strip, With Light |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。