- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17057 > EVAL-AD7193EBZ (Analog Devices Inc)EVAL BOARD FOR AD7193 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7193EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 47/57頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR AD7193 |
| 設(shè)計(jì)資源： | EVAL-AD7193 Schematic AD7193 Gerber Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7193 |
| 已供物品： | 板，線纜 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
AD7193
Data Sheet
Rev. D | Page 50 of 56
FAST SETTLING MODE (SINC3 FILTER)
In fast settling mode, the settling time is close to the inverse of
the first filter notch. Therefore, the user can achieve 50 Hz and/or
60 Hz rejection at an output data rate close to 1/50 Hz or 1/60 Hz.
The settling time is equal to 1/output data rate. Therefore, the
conversion time is constant when converting on a single channel
or when converting on several channels. There is no added
latency when switching channels.
The fast settling mode is enabled using Bit AVG1 and Bit AVG0
in the mode register. A postfilter is included after the sinc4 filter.
The postfilter averages by 2, 8, or 16, depending on the settings
of the AVG1 and AVG0 bits.
SINC3/SINC4
POST FILTER
MODULATOR
ADC
CHOP
083
67
-05
5
Figure 61. Fast Settling Mode, Sinc3 Filter
Output Data Rate and Settling Time, Sinc3 Filter
With chop disabled, the output data rate is
fADC = fCLK/((3 + Avg – 1) × 1024 × FS[9:0])
fADC is the output data rate.
fCLK is master clock (4.92 MHz nominal).
Avg is the average.
FS[9:0] is the decimal equivalent of Bit FS9 to Bit FS0 in the
mode register.
If AVG1 = AVG0 = 0, the fast settling mode is not enabled.
In this case, the preceding equation is not relevant.
The settling time is equal to
tSETTLE = 1/fADC
Table 35 lists some sample FS words and the corresponding
output data rates and settling times.
Table 35. Examples of Output Data Rates and the
Corresponding Settling Time (Fast Settling Mode, Sinc3)
FS[9:0]
Average
Output Data Rate (Hz)
Settling Time (ms)
96
16
2.78
360
30
16
8.9
112.5
6
16
44.44
22.5
5
16
53.3
18.75
If the analog input channel is changed, there is no additional
delay in generating valid conversions and the device functions
as a zero latency ADC.
CHANNEL
CONVERSIONS
CHANNEL A
CH A
CH B
CHANNEL B
1/
fADC
CH B
0
83
67
-0
56
Figure 62. Fast Settling, Sinc3 Filter
When the device is converting on a single channel and a step
change occurs on the analog input, the ADC does not detect
the change and continues to output conversions. When the step
change is synchronized with the conversion, only fully settled
results are output from the ADC. However, if the step change is
asynchronous to the conversion process, one intermediate result
is not completely settled (see Figure 63).
ANALOG
INPUT
ADC
OUTPUT
VALID
1/
fADC
0
83
67
-0
57
Figure 63. Step Change on Analog Input, Sinc3 Filter
50 Hz/60 Hz Rejection, Sinc3 Filter
Figure 64 shows the frequency response when FS[9:0] is set to 6
and the postfilter averages by 16. This gives an output data rate
of 44.44 Hz when the master clock is 4.92 MHz. The sinc filter
places the first notch at
fNOTCH = fCLK/(1024 × FS[9:0])
The postfiltering places notches at fNOTCH/Avg (Avg is the amount
of averaging) and multiples of this frequency. Therefore, when
FS[9:0] is set to 6 and the postfilter averaging is 16, a notch is
placed at 800 Hz due to the sinc filter and notches are placed at
50 Hz and multiples of 50 Hz due to the postfilter.
The notch at 50 Hz is a first-order notch. Therefore, the notch is
not wide. This means that the rejection at 50 Hz exactly is good,
assuming a stable 4.92 MHz master clock. However, in a band of
50 Hz ± 1 Hz, the rejection degrades significantly. The rejection at
50 Hz ± 0.5 Hz is 40 dB minimum, assuming a stable clock; there-
fore, a good master clock source is recommended when using fast
settling mode.
08
36
7-
0
53
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
306090
120
150
FREQUENCY (Hz)
F
IL
T
E
R
GA
IN
(
d
B
)
Figure 64. Filter Response for Average + Decimate Filter
(Sinc3 Filter, FS[9:0] = 6, Average by 16)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TRK-MPC5634M | TRAK 5634M 144PN R2.1 |
| REF191GSZ | IC VREF SERIES PREC 2.048V 8SOIC |
| DEMO56F8014-EE | BOARD DEMO FOR 56F8014 |
| 0210490222 | CABLE JUMPER 1.25MM .152M 16POS |
| EVAL-AD7795EBZ | BOARD EVAL FOR AD7795 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7194EBZ | 功能描述:EVAL BOARD FOR AD7194 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7195EBZ | 功能描述:BOARD EVAL FOR AD7195 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD7262EDZ | 功能描述:BOARD EVAL CONTROL AD7262 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7264EDZ | 功能描述:BOARD EVALUATION FOR AD7264 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7265CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。