參數(shù)資料
型號(hào)： EVAL-AD7193EBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 19/57頁(yè)
文件大小： 0K
描述： EVAL BOARD FOR AD7193
設(shè)計(jì)資源： EVAL-AD7193 Schematic
AD7193 Gerber Files
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 1
位數(shù)： 24
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
工作溫度： -40°C ~ 105°C
已用 IC / 零件： AD7193
已供物品： 板，線纜
Data Sheet
AD7193
Rev. D | Page 25 of 56
Bit Location
Bit Name
Description
MR12
CLK_DIV
Clock divide-by-2. When CLK_DIV is set, the master clock is divided by 2. For normal conversions, set this
bit to 0. When performing internal full-scale calibrations, this bit must be set when AVDD is less than
4.75 V. The calibration accuracy is optimized when chop is enabled and a low output data rate is used
while performing the calibration. When AVDD is greater than or equal to 4.75 V, it is not compulsory to set
the CLK_DIV bit when performing internal full-scale calibrations.
MR11
Single
Single cycle conversion enable bit. When this bit is set, the AD7193 settles in one conversion cycle so
that it functions as a zero latency ADC. This bit has no effect when multiple analog input channels are
enabled or when the single conversion mode is selected. If the average + decimate filter is enabled, this
bit (single) does not have an effect on the conversions unless chopping is also enabled.
MR10
REJ60
This bit enables a notch at 60 Hz when the first notch of the sinc filter is at 50 Hz. When REJ60 is set, a
filter notch is placed at 60 Hz when the sinc filter first notch is at 50 Hz. This allows simultaneous 50 Hz/
60 Hz rejection.
MR9 to MR0
FS9 to FS0
Filter output data rate select bits. The 10 bits of data programmed into these bits determine the filter
cutoff frequency, the position of the first notch of the filter, and the output data rate for the part. In
association with the gain selection, they also determine the output noise and, therefore, the effective
resolution of the device (see Table 7 through Table 15).
When chop is disabled, fast settling mode is disabled and continuous conversion mode is selected.
Output Data Rate = (MCLK/1024)/FS
where FS is the decimal equivalent of the code in Bit FS0 to Bit FS9 within the range of 1 to 1023, and
MCLK is the master clock frequency.
With a nominal MCLK of 4.92 MHz, this results in an output data rate from 4.69 Hz to 4.8 kHz. With chop
disabled and fast settling mode disabled, the first notch frequency is equal to the output data rate when
converting on a single channel.
When chop is enabled (fast settling mode disabled)
Output Data Rate = (MCLK/1024)/(N × FS)
where FS is the decimal equivalent of the code in Bit FS0 to Bit FS9 within the range of 1 to 1023, and
MCLK is the master clock frequency.
With a nominal MCLK of 4.92 MHz, this results in a conversion rate from 4.69/N Hz to 4.8/N kHz, where N
is the order of the sinc filter. The first notch frequency of the sinc filter is equal to
N × Output Data Rate
The chopping introduces notches at odd integer multiples of
Output Data Rate/2
Table 21. Operating Modes (MD)
MD2
MD1
MD0
Mode
0
Continuous conversion mode (default). In continuous conversion mode, the ADC continuously performs
conversions and places the result in the data register. The DOUT/RDY pin and the RDY bit in the status register go
low when a conversion is complete. The user can read these conversions by setting the CREAD bit in the commun-
ications register to 1, which enables continuous read. When continuous read is enabled, the conversions are
automatically placed on the DOUT line when SCLK pulses are applied. Alternatively, the user can instruct the ADC to
output each conversion by writing to the communications register. After power-on, a reset, or a reconfiguration of
the ADC, the complete settling time of the filter is required to generate the first valid conversion. Subsequent
conversions are available at the selected output data rate, which is dependent on filter choice.
0
1
Single conversion mode. When single conversion mode is selected, the ADC powers up and performs a single
conversion on the selected channel. The internal clock requires up to 1 ms to power up and settle. The ADC then
performs the conversion, which requires the complete settling time of the filter. The conversion result is placed in
the data register. RDY goes low, and the ADC returns to power-down mode. The conversion remains in the data
register until another conversion is performed. RDY remains active (low) until the data is read or another conversion
is performed.
0
1
0
Idle mode. In idle mode, the ADC filter and modulator are held in a reset state even though the modulator clocks
continue to be provided.
0
1
Power-down mode. In power-down mode, all AD7193 circuitry, except the bridge power-down switch, is powered
down. The bridge power-down switch remains active because the user may need to power up the sensor prior to
powering up the AD7193 for settling reasons. The external crystal, if selected, remains active.
相關(guān)PDF資料
PDF描述
TRK-MPC5634M TRAK 5634M 144PN R2.1
REF191GSZ IC VREF SERIES PREC 2.048V 8SOIC
DEMO56F8014-EE BOARD DEMO FOR 56F8014
0210490222 CABLE JUMPER 1.25MM .152M 16POS
EVAL-AD7795EBZ BOARD EVAL FOR AD7795
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7194EBZ 功能描述:EVAL BOARD FOR AD7194 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7195EBZ 功能描述:BOARD EVAL FOR AD7195 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
EVAL-AD7262EDZ 功能描述:BOARD EVAL CONTROL AD7262 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7264EDZ 功能描述:BOARD EVALUATION FOR AD7264 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7265CB 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*