參數(shù)資料
型號(hào): EVAL-AD7193EBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 36/57頁(yè)
文件大?。?/td> 0K
描述: EVAL BOARD FOR AD7193
設(shè)計(jì)資源: EVAL-AD7193 Schematic
AD7193 Gerber Files
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 24
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
工作溫度: -40°C ~ 105°C
已用 IC / 零件: AD7193
已供物品: 板,線(xiàn)纜
AD7193
Data Sheet
Rev. D | Page 40 of 56
The offset error is, typically, ±150 V/gain. If the gain is changed,
it is advisable to perform a calibration. A zero-scale calibration
(an internal zero-scale calibration or a system zero-scale calibration)
reduces the offset error to the order of the noise.
The gain error of the AD7193 is factory calibrated at a gain of 1
with a 5 V power supply at ambient temperature. Following this
calibration, the gain error is, typically, ±0.001% at 5 V. Table 27
shows the typical uncalibrated gain error for the different gain
settings.
Table 27. Typical Precalibration Gain Error vs. Gain
Gain
Precalibration Gain Error (%)
8
0.11
16
0.20
32
0.23
64
0.29
128
0.39
An internal full-scale calibration reduces the gain error to
±0.001%, typically, when the gain is equal to 1. For higher gains,
the gain error postinternal full-scale calibration is ±0.003%,
typically, when AVDD is equal to or higher than 4.75 V. When
AVDD is less than 4.75 V, the gain error after internal full-scale
calibration is ±0.005%, typically.
When AVDD is less than 4.75 V, the CLK_DIV bit must be set
when performing internal full-scale calibrations. This increases
the calibration time by a factor of 2. The accuracy of the internal
full-scale calibration is further increased if chop is enabled and
a low output data rate is used while performing the calibration.
A system full-scale calibration reduces the gain error to the
order of the noise irrespective of the analog power supply
voltage.
The AD7193 gives the user access to the on-chip calibration
registers, allowing the microprocessor to read the calibration
coefficients of the device and also to write its own calibration
coefficients from prestored values in the EEPROM. A read of
the registers can be performed at any time. However, the ADC
must be placed in power-down or idle mode when writing to
the registers. The values in the calibration registers are 24 bits
wide. The span and offset of the part can also be manipulated
using the registers.
相關(guān)PDF資料
PDF描述
TRK-MPC5634M TRAK 5634M 144PN R2.1
REF191GSZ IC VREF SERIES PREC 2.048V 8SOIC
DEMO56F8014-EE BOARD DEMO FOR 56F8014
0210490222 CABLE JUMPER 1.25MM .152M 16POS
EVAL-AD7795EBZ BOARD EVAL FOR AD7795
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7194EBZ 功能描述:EVAL BOARD FOR AD7194 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7195EBZ 功能描述:BOARD EVAL FOR AD7195 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線(xiàn)路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線(xiàn)纜,CD 其它名稱(chēng):82EBV2081
EVAL-AD7262EDZ 功能描述:BOARD EVAL CONTROL AD7262 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7264EDZ 功能描述:BOARD EVALUATION FOR AD7264 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7265CB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC