參數(shù)資料
型號: DS33Z11+
廠商: Maxim Integrated Products
文件頁數(shù): 86/172頁
文件大?。?/td> 0K
描述: IC MAPPER ETHERNET 169-CSBGA
產(chǎn)品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 7
應用: 數(shù)據(jù)傳輸
接口: SPI/并聯(lián)
電源電壓: 1.8V, 3.3V
封裝/外殼: 169-LBGA,CSPBGA
供應商設備封裝: 169-CSBGA(14x14)
包裝: 托盤
安裝類型: 表面貼裝
產(chǎn)品目錄頁面: 1429 (CN2011-ZH PDF)
DS33Z11 Ethernet Mapper
20 of 172
NAME
PIN #
DS33Z11
CSBGA
(169)
PIN #
DS33ZH1
1
BGA(100)
TYPE
FUNCTION
RX_ERR
B12
B9
I
Receive Error (MII): Asserted by the MAC PHY for one or
more RX_CLK periods indicating that an error has
occurred. Active High indicates Receive code group is
invalid. If CRS_DV is low, RX_ERR has no effect. This is
synchronous with RX_CLK. In DCE mode, this signal must
be grounded.
Receive Error (RMII): Signal is synchronous to
REF_CLK.
COL_DET
B13
I
Collision Detect (MII): Asserted by the MAC PHY to
indicate that a collision is occurring. In DCE Mode this
signal should be connected to ground. This signal is only
valid in half duplex mode, and is ignored in full duplex
mode
MDC
C12
O
Management Data Clock (MII): Clocks management data
between the PHY and DS33Z11. The clock is derived from
SYSCLKI, with a maximum frequency is 1.67 MHz. The
user must leave this pin unconnected in the DCE Mode.
MDIO
C13
IO
MII Management Data IO (MII): Data path for control
information between the PHY and DS33Z11. When not
used, pull to logic high externally through a 10k
resistor.
The MDC and MDIO pins are used to write or read up to
32 Control and Status Registers in 32 PHY Controllers.
This port can also be used to initiate Auto-Negotiation for
the PHY. The user must leave this pin unconnected in the
DCE Mode.
MICRO PORT/SPI
A0/BREO
A1
Potential
future
revision to
add on
ball A5
I
Address Bit 0: Address bit 0 of the microprocessor
interface. Least Significant Bit
BREO (Hardware Mode): Used in Hardware Mode to
reverse the ordering of HDLC transmit and receive
functions. Active high input. When 0, the first bit received
is the MSB. When 1, bit the first bit received is the LSB.
The software registers used for control of this function are
A1/SCD
B1
Potential
future
revision to
add on
ball D8
Address Bit 1: Address bit 1 of the microprocessor
interface.
SCD (Hardware Mode): Used in Hardware Mode to
disable X
43+1 bit scrambling for both the transmit and
receive paths. Applies to HDLC and X.86 transport. When
1, X
43+1 scrambling is disabled. When 0, X43+1
scrambling is enabled. The software registers used for
control of this function are LI.RPPCL and LI.TPPCL.
相關PDF資料
PDF描述
V110B3V3H100BL3 CONVERTER MOD DC/DC 3.3V 100W
D38999/20JD18SA CONN RCPT 18POS WALL MNT W/SCKT
V110B3V3H100BL2 CONVERTER MOD DC/DC 3.3V 100W
MAX3980UTH+ IC XAUI QUAD EQUAL 44-TQFN
V110B3V3H100BL CONVERTER MOD DC/DC 3.3V 100W
相關代理商/技術參數(shù)
參數(shù)描述
DS33Z11+ 功能描述:網(wǎng)絡控制器與處理器 IC Ethernet Mapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS33Z11+UNUSED 功能描述:網(wǎng)絡控制器與處理器 IC Ethernet Mapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS33Z11DK 功能描述:以太網(wǎng)開發(fā)工具 DS33Z11 Dev Kit RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
DS33Z41 功能描述:網(wǎng)絡控制器與處理器 IC Quad IMUX Ethernet Mapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS33Z41DK 功能描述:以太網(wǎng)開發(fā)工具 DS33Z41 Dev Kit RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: