參數(shù)資料
型號： DS33Z11+
廠商： Maxim Integrated Products
文件頁數(shù)： 4/172頁
文件大?。?/td> 0K
描述： IC MAPPER ETHERNET 169-CSBGA
產(chǎn)品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 7
應用： 數(shù)據(jù)傳輸
接口： SPI/并聯(lián)
電源電壓： 1.8V, 3.3V
封裝/外殼： 169-LBGA，CSPBGA
供應商設備封裝： 169-CSBGA（14x14）
包裝： 托盤
安裝類型： 表面貼裝
產(chǎn)品目錄頁面： 1429 (CN2011-ZH PDF)
DS33Z11 Ethernet Mapper
101 of 172
9.5.5 Receive Serial Interface
Serial Receive Registers are used to control the HDLC Receiver associated with each Serial Interface. Note that
throughout this document HDLC Processor is also referred to as “Packet Processor”. The receive packet
processor block has seventeen registers.
9.5.5.1
Register Bit Descriptions
Register Name:
LI.RSLCR
Register Description:
Receive Serial Interface Configuration Register
Register Address:
100h
Bit #
7
6
5
4
3
2
1
0
Name
-
RDENPLT
Default
0
Bit 0: Receive Data Enable Polarity (RDENPLT) Receive Data Enable Polarity. If set to 1, RDEN Low enables
reception of the bit.
Register Name:
LI.RPPCL
Register Description:
Receive Packet Processor Control Low Register
Register Address:
101h
Bit #
7
6
5
4
3
2
1
0
Name
-
RFPD
RF16
RFED
RDD
RBRE
RCCE
Default
0
Bit 5: Receive FCS Processing Disable (RFPD) – When equal to 0, FCS processing is performed and FCS is
appended to packets. When set to 1, FCS processing is disabled (the packets do not have an FCS appended). In
X.86 mode, FCS processing is always enabled.
Bit 4: Receive FCS-16 Enable (RF16) – When 0, the error checking circuit uses a 32-bit FCS. When 1, the error
checking circuit uses a 16-bit FCS. This bit is ignored when FCS processing is disabled. In X.86 mode, the FCS
is always 32 bits.
Bit 3: Receive FCS Extraction Disable (RFED) – When 0, the FCS bytes are discarded. When 1, the FCS bytes
are passed on. This bit is ignored when FCS processing is disabled. In X.86 mode, FCS bytes are discarded.
Bit 2: Receive Descrambling Disable (RDD) – When equal to 0, X
43+1 descrambling is performed. When set to
1, descrambling is disabled.
Bit 1: Receive Bit Reordering Enable (RBRE) – When equal to 0, reordering is disabled and the first bit
received is expected to be the MSB DT [7] of the byte. When set to 1, bit reordering is enabled and the first bit
received is expected to be the LSB DT [0] of the byte. Note that function is controlled by the BREO in Hardware
Mode.
Bit 0: Receive Clear Channel Enable (RCCE) – When equal to 0, packet processing is enabled. When set to 1,
the device is in clear channel mode and all packet-processing functions except descrambling and bit reordering
are disabled.
相關PDF資料
PDF描述
V110B3V3H100BL3 CONVERTER MOD DC/DC 3.3V 100W
D38999/20JD18SA CONN RCPT 18POS WALL MNT W/SCKT
V110B3V3H100BL2 CONVERTER MOD DC/DC 3.3V 100W
MAX3980UTH+ IC XAUI QUAD EQUAL 44-TQFN
V110B3V3H100BL CONVERTER MOD DC/DC 3.3V 100W
相關代理商/技術參數(shù)
參數(shù)描述
DS33Z11+ 功能描述:網(wǎng)絡控制器與處理器 IC Ethernet Mapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS33Z11+UNUSED 功能描述:網(wǎng)絡控制器與處理器 IC Ethernet Mapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS33Z11DK 功能描述:以太網(wǎng)開發(fā)工具 DS33Z11 Dev Kit RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
DS33Z41 功能描述:網(wǎng)絡控制器與處理器 IC Quad IMUX Ethernet Mapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS33Z41DK 功能描述:以太網(wǎng)開發(fā)工具 DS33Z41 Dev Kit RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*