- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11783 > DS33Z11+ (Maxim Integrated Products)IC MAPPER ETHERNET 169-CSBGA PDF資料下載
參數(shù)資料
| 型號： | DS33Z11+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 108/172頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MAPPER ETHERNET 169-CSBGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 7 |
| 應(yīng)用： | 數(shù)據(jù)傳輸 |
| 接口： | SPI/并聯(lián) |
| 電源電壓： | 1.8V, 3.3V |
| 封裝/外殼： | 169-LBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 169-CSBGA（14x14） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
| 產(chǎn)品目錄頁面： | 1429 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁當前第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁
DS33Z11 Ethernet Mapper
40 of 172
8.12 Flow Control
Flow control may be required to ensure that data queues do not overflow and packets are not lost. The DS33Z11
allows for optional flow control based on the queue high watermark or through host processor intervention. There
are 2 basic mechanisms that are used for flow control:
In half duplex mode, a jam sequence is sent that causes collisions at the far end. The collisions cause the
transmitting node to reduce the rate of transmission.
In full duplex mode, flow control is initiated by the receiving node sending a pause frame. The pause
frame has a timer parameter that determines the pause timeout to be used by the transmitting node.
Note that the terms “transmit queue” and “receive queue” are with respect to the Ethernet Interface. The Receive
Queue is the queue for the data that arrives on the MII/RMII interface, is processed by the MAC and stored in the
SDRAM. Transmit queue is for data that arrives from the Serial port, is processed by the HDLC and stored in the
SDRAM to be sent to the MAC transmitter.
The following flow control options are possible:
Automatic flow control can be enabled in hardware mode by the AFCS pin.
Automatic flow control can be enabled in software mode with the SU.GCR.ATFLOW bit. Note that the
user does not have control over SU.MACFCR.FCE and FCB bits if ATFLOW is set. The mechanism of
sending pause or jam is dependent only on the receive queue high threshold.
Manual flow control can be performed through software when SU.GCR.ATFLOW = 0. The host processor
must monitor the receive queues and generate pause frames (full duplex) and/or jam bytes through the
Note that in order to use flow control, the receive queue size (in AR.RQSC1) must be 02h or greater. The receive
queue high threshold (in SU.RQHT) must be set to 01h or greater, but must be less than the queue size. If the
high threshold is set to the same value as the queue size, automatic flow control will not be effective. The high
threshold must always be set to less than the corresponding queue size.
The following table provides all the options on flow control mechanism for DS33Z11.
Table 8-4 Options for Flow Control
HARDWARE MODE
SOFTWARE MODE
Configuration
Full duplex,
No flow
control
Full duplex,
Flow control
With respect
to SU.RQHT
Half Duplex;
Manual Flow
Control
Half Duplex;
Automatic
Flow Control
Full Duplex;
Manual Flow
Control
Full Duplex;
Automatic
Flow Control
HWMODE Pin
1
0
AFCS Pin
0
1
N/A
ATFLOW Bit
N/A
0
1
0
1
JAME Bit
N/A
Controlled By
User
Controlled
Automatically
N/A
FCB Bit
(Pause)
N/A
Controlled
Automatically
N/A
Controlled by
User
Controlled
Automatically
FCE Bit
N/A
Set to AFCS
pin = High
Controlled By
User
Controlled
Automatically
Controlled By
User
Controlled
Automatically
Pause Timer
N/A
Set to 140h
N/A
Programmed
by User
Programmed
by User
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V110B3V3H100BL3 | CONVERTER MOD DC/DC 3.3V 100W |
| D38999/20JD18SA | CONN RCPT 18POS WALL MNT W/SCKT |
| V110B3V3H100BL2 | CONVERTER MOD DC/DC 3.3V 100W |
| MAX3980UTH+ | IC XAUI QUAD EQUAL 44-TQFN |
| V110B3V3H100BL | CONVERTER MOD DC/DC 3.3V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS33Z11+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Ethernet Mapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS33Z11+UNUSED | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Ethernet Mapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS33Z11DK | 功能描述:以太網(wǎng)開發(fā)工具 DS33Z11 Dev Kit RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| DS33Z41 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad IMUX Ethernet Mapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS33Z41DK | 功能描述:以太網(wǎng)開發(fā)工具 DS33Z41 Dev Kit RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。