參數(shù)資料
型號: CDB5530U
廠商: Cirrus Logic Inc
文件頁數(shù): 5/36頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR CS5530
標(biāo)準(zhǔn)包裝: 1
ADC 的數(shù)量: 1
位數(shù): 24
采樣率(每秒): 3.84k
數(shù)據(jù)接口: 串行
輸入范圍: ±2.5 V
在以下條件下的電源(標(biāo)準(zhǔn)): 35mW @ 5V
工作溫度: -40°C ~ 85°C
已用 IC / 零件: CS5530
已供物品: 板,CD
相關(guān)產(chǎn)品: CS5530-ISZR-ND - IC ADC 24BIT 1CH W/LNA 20-SSOP
598-1283-5-ND - IC ADC 24BIT 1CH W/LNA 20SSOP
598-1198-5-ND - IC DELTA-SIGMA 24BIT 1CH 20-SSOP
其它名稱: 598-1158
CS5530
DS742F3
13
initialization sequence, the user must also perform
a system reset sequence which is as follows: Write
a logic 1 into the RS bit of the configuration regis-
ter. This will reset the calibration registers and
other logic (but not the serial port). A valid reset
will set the RV bit in the configuration register to a
logic 1. After writing the RS bit to a logic 1, wait
8 master clock cycles, then write the RS bit back to
logic 0. Note that the other bits in the configura-
tion register cannot be written on this write cycle
as they are being held in reset until RS is set back
to logic 0. While this involves writing an entire
word into the configuration register to casue the
RS bit to go to logic 0, the RV bit is a read only bit,
therefore a write to the configuration register will
not overwrite the RV bit. After clearing the RS bit
back to logic 0, read the configuration register to
check the state of the RV bit as this indicates that a
valid reset occurred. Reading the configuration
register clears the RV bit back to logic 0.
Completing the reset cycle initializes the on-chip
registers to the following states:
After the configuration register has been read to
clear the RV bit, the register can then be written to
set the other function bits or other registers can be
written or read.
Once the system initialization or reset is complet-
ed, the on-chip controller is initialized into com-
mand mode where it waits for a valid command
(the first 8-bits written into the serial port are shift-
ed into the command register). Once a valid com-
mand is received and decoded, the byte instructs
the converter to either acquire data from or transfer
data to an internal register, or perform a conversion
or a calibration. The Command Register Descrip-
tions section lists all valid commands.
Offset (1 x 32)
Offset Register (1 x 32)
Conversion Data
Register (1 x 32)
Configuration Register (1 x 32)
Power Save Select
Reset System
Input Short
Voltage Reference Select
Output Latch
CS
SDI
SDO
SCLK
Read
On
ly
Command
Register (1 × 8)
Wr
it
e
O
n
ly
Serial
Interface
Data (1 x 32)
Filter Rate Select
Word Rate
Unipolar/Bipolar
Open Circuit Detect
Gain
(1 x 32)
Gain Register (1 x 32)
Figure 6. CS5530 Register Diagram
Configuration Register:
00000000(H)
Offset Register:
00000000(H)
Gain Register
01000000(H)
相關(guān)PDF資料
PDF描述
SIP4613ADVP-T1-E3 IC LOAD SW HISIDE 1A SC75-6
CDB5534U EVAL BOARD FOR CS5534
AD9648-125EBZ EVAL BOARD AD9648-125
CDB5463U-Z EVAL BOARD USB FOR CS5463
AD9633-125EBZ BOARD EVAL FOR AD9633
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDB5532U 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Bd 24Bit ADC w/ Ultra Low-Noise USB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
CDB5534U 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Bd 24Bit ADC w/ Ultra Low-Noise USB RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
CDB5534U-Z 功能描述:EVAL BD 24-BIT ADCS W/ULTRALN PG 制造商:cirrus logic inc. 系列:- 零件狀態(tài):在售 A/D 轉(zhuǎn)換器數(shù):1 位數(shù):24 采樣率(每秒):3.84k 數(shù)據(jù)接口:串行 輸入范圍:±2.5 V 不同條件下的功率(典型值):35mW @ 3.84kSPS 使用的 IC/零件:CS5534 所含物品:板,電纜 標(biāo)準(zhǔn)包裝:1
CDB5540 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR CS5540 - Bulk
CDB5541 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR 5540 & 5541 N/A - Bulk 制造商:Cirrus Logic 功能描述:Tools Development kit For Use