參數(shù)資料
型號： BX80539T2400
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 1830 MHz, MICROPROCESSOR, PBGA479
封裝： MICRO, FCBGA-479
文件頁數(shù)： 50/91頁
文件大?。?/td> 2017K
代理商： BX80539T2400
Package Mechanical Specifications and Pin Information
54
Datasheet
INIT#
Input
INIT# (Initialization), when asserted, resets integer registers inside
the processor without affecting its internal caches or floating-point
registers. The processor then begins execution at the power-on
Reset vector configured during power-on configuration. The
processor continues to handle snoop requests during INIT#
assertion. INIT# is an asynchronous signal. However, to ensure
recognition of this signal following an Input/Output Write
instruction, it must be valid along with the TRDY# assertion of the
corresponding Input/Output Write bus transaction. INIT# must
connect the appropriate pins of both FSB agents.
If INIT# is sampled active on the active to inactive transition of
RESET#, then the processor executes its Built-in Self-Test (BIST).
For termination requirements please contact your Intel
representative.
LINT[1:0]
Input
LINT[1:0] (Local APIC Interrupt) must connect the appropriate pins
of all APIC Bus agents. When the APIC is disabled, the LINT0 signal
becomes INTR, a maskable interrupt request signal, and LINT1
becomes NMI, a nonmaskable interrupt. INTR and NMI are
backward compatible with the signals of those names on the
Pentium processor. Both signals are asynchronous.
Both of these signals must be software configured via BIOS
programming of the APIC register space to be used either as NMI/
INTR or LINT[1:0]. Because the APIC is enabled by default after
Reset, operation of these pins as LINT[1:0] is the default
configuration.
LOCK#
Input/
Output
LOCK# indicates to the system that a transaction must occur
atomically. This signal must connect the appropriate pins of both
FSB agents. For a locked sequence of transactions, LOCK# is
asserted from the beginning of the first transaction to the end of
the last transaction.
When the priority agent asserts BPRI# to arbitrate for ownership of
the FSB, it will wait until it observes LOCK# deasserted. This
enables symmetric agents to retain ownership of the FSB
throughout the bus locked operation and ensure the atomicity of
lock.
PRDY#
Output
Probe Ready signal used by debug tools to determine processor
debug readiness.
Please contact your Intel representative for more implementation
details.
PREQ#
Input
Probe Request signal used by debug tools to request debug
operation of the processor.
Please contact your Intel representative for more implementation
details.
Table 17.
Signal Description (Sheet 6 of 9)
Name
Type
Description
相關(guān)PDF資料
PDF描述
BX80551PG3000FN 32-BIT, 3000 MHz, MICROPROCESSOR, PBGA775
BX805565130P 64-BIT, MICROPROCESSOR, BGA771
BX805573060 64-BIT, 2400 MHz, MICROPROCESSOR, CBGA775
BX80562X3210SLACU 64-BIT, 266 MHz, MICROPROCESSOR, PBGA775
BX80616I5660SLBLV 64-BIT, 133 MHz, MICROPROCESSOR, PBGA1156
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX80539T2500 S L8VP 制造商:Intel 功能描述:MPU Core? Duo Processor T2500 65nm 2GHz 1.05V 478-Pin Micro-FCPGA
BX80543JC1300G 制造商:Intel 功能描述:ITANIUM 2 1.3GHZ 3M 400FSB - Boxed Product (Development Kits)
BX80543JC1600G 制造商:Intel 功能描述:ITANIUM 2 1.6GHZ 3M 400FSB - Boxed Product (Development Kits)
BX80543KC1600K 制造商:Intel 功能描述:ITANIUM 2 1.6GHZ 9M 400FSB - Boxed Product (Development Kits)
BX80546KF2833H 制造商:Intel 功能描述:XEON MP 2.83GHZ 4MB 667FSB - Boxed Product (Development Kits)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*