參數(shù)資料
型號(hào)： AK4671
廠商： Asahi Kasei Microsystems Co.,Ltd
元件分類： Codec
英文描述： Stereo CODEC with MIC/RCV/HP-AMP
中文描述： 立體聲編解碼器麥克風(fēng)/垃圾車/惠普腺苷
文件頁(yè)數(shù)： 154/164頁(yè)
文件大?。?/td> 1792K
代理商： AK4671
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)當(dāng)前第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)
[AK4671]
MS0666-E-00
2007/10
- 154 -
■
Stereo Line Output
FS3-0 bits
(Addr:01H, D7-4)
OVL/R7-0 bits
(Addr:1AH&1BH, D7-0)
PMDAL/R bits
(Addr:00H, D7-6)
PML/RO3 bits
(Addr:11H, D1-0)
1111
0000
18H
28H
LOUT3 pin
ROUT3 pin
(1)
(3)
(4)
(2)
DACSL/R bits
(Addr:0DH&0EH, D0)
(9)
Normal Output
(6)
LOPS3 bit
(Addr:11H, D2)
(5)
>300 ms
(7)
(8)
>300 ms
(10)
PFMXL/R1-0 bits
(Addr:15H, D3-0)
0000
0101
L3VL1-0 bits
(Addr:11H, D7-D6)
10
01
PFSEL bis
(Addr:1DH, D0)
Example:
PLL, Master Mode
Audio I/F Format: MSB justified (ADC & DAC)
Sampling Frequency: 44.1kHz
OVOLC bit = “1”(default)
Digital Volume Level:
8dB
LINEOUT Volume Level:
3dB
(1) Addr:01H, Data:F4H
(2) Addr:11H, Data:40H
Addr:1DH, Data:01H
Addr:15H, Data:05H
Addr:0DH&0EH, Data:01H
(3) Addr:1AH&1BH, Data:28H
(4) Addr:11H, Data:44H
(5) Addr:00H, Data:C1H
Addr:11H, Data:47H
(6) Addr:11H, Data:43H
Playback
(7) Addr:11H, Data:47H
(8) Addr:00H, Data:01H
Addr:11H, Data:44H
(9) Addr:0DH&0E, Data:00H
(10) Addr:11H, Data:40H
Figure 116. Stereo Lineout Sequence
(Speaker Playback: SDTI
→
Audio I/F
→
SVOLA
→
DATT
→
DACL/R
→
LOUT3/ROUT3
→
External SPK-Amp)
<Example>
At first, clocks should be supplied according to “
Clock Set Up
” sequence.
(1)
Set up the sampling frequency (FS3-0 bits). When the AK4671 is PLL mode, DAC and Stereo Line-Amp
should be powered-up in consideration of PLL lock time after the sampling frequency is changed.
(2)
Set up the path of “SDTI
DAC
Stereo Line-Amp”: PFSEL = “0”
“1”, PFMXL1-0 = PFMXR1-0 bits =
“0000”
“0101”, DACSL = DACSR bits = “0”
“1”
Set up analog volume for Stereo Line-Amp (Addr: 11H, L3VL1-0 bits)
(3)
Set up the output digital volume (Addr: 1AH and 1BH)
When OVOLC bit is “1” (default), OVL7-0 bits set the volume of both channels. After DAC is powered-up,
the digital volume changes from default value (0dB) to the register setting value by the soft transition.
(4)
Enter power-save mode of Stereo Line-Amp: LOPS3 bit = “0”
“1”
(5)
Power-up DAC and Stereo Line-Amp: PMDAL = PMDAR = PMLO3 = PMRO3 bits = “0”
→
“1”
LOUT3 and ROUT3 pins rise up to VCOM voltage after PMLO3 and PMRO3 bits are changed to “1”. Rise
time is 300ms(max.) at C=1
μ
F and AVDD=3.3V.
(6)
Exit power-save mode of Stereo Line-Amp: LOPS3 bit = “1”
“0”
LOPS3 bit should be set to “0” after LOUT3 and ROUT3 pins rise up. Stereo Line-Amp goes to normal
operation by setting LOPS3 bit to “0”.
(7)
Enter power-save mode of Stereo Line-Amp: LOPS3 bit: “0”
“1”
(8)
Power-down DAC and Stereo Line-Amp: PMDAL = PMDAR = PMLO3 = PMRO3 bits = “1”
→
“0”
LOUT3 and ROUT3 pins fall down to VSS1. Fall time is 300ms(max.) at C=1
μ
F and AVDD=3.3V.
(9)
Disable the path of “DAC
Stereo Line-Amp”: DACSL = DACSR bits = “1”
“0”
(10)
Exit power-save mode of Stereo Line-Amp: LOPS3 bit = “1”
“0”
LOPS3 bit should be set to “0” after LOUT3 and ROUT3 pins fall down.
相關(guān)PDF資料
PDF描述
AK4671EG Stereo CODEC with MIC/RCV/HP-AMP
AK4673 Stereo CODEC with MIC/HP-AMP and Touch Screen Controller
AK4673EG Stereo CODEC with MIC/HP-AMP and Touch Screen Controller
AK4682 Multi-channel CODEC with 2Vrms Stereo Selector
AK4682EQ Multi-channel CODEC with 2Vrms Stereo Selector
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4671_10 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/RCV/HP-AMP
AK4671EG 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/RCV/HP-AMP
AK4673 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP-AMP and Touch Screen Controller
AK4673EG 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP-AMP and Touch Screen Controller
AK4675 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/RCV/HP/SPK-AMP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*