- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385091 > AK4371VN (Asahi Kasei Microsystems Co.,Ltd) DAC with built-in PLL & HP-AMP PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4371VN |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | DAC with built-in PLL & HP-AMP |
| 中文描述： | DAC，帶有內(nèi)置的鎖相環(huán) |
| 文件頁數(shù)： | 26/62頁 |
| 文件大?。?/td> | 842K |
| 代理商： | AK4371VN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
[AK4371]
MS0596-E-00
2007/04
- 26 -
■
Serial Data Interface
The AK4371 interfaces with external systems via the SDATA, BICK and LRCK pins. Five data formats are available,
selected by setting the DIF2, DIF1 and DIF0 bits (Table 16). Mode 0 is compatible with existing 16-bit DACs and digital
filters. Mode 1 is a 20-bit version of Mode 0. Mode 4 is a 24-bit version of Mode 0. Mode 2 is similar to AKM ADCs and
many DSP serial ports. Mode 3 is compatible with the I
2
S serial data protocol. In Modes 2 and 3 with BICK
≥
48fs, the
following formats are also valid: 16-bit data followed by eight zeros (17th to 24th bits) and 20-bit data followed by four
zeros (21st to 24th bits). In all modes, the serial data is MSB first and 2’s complement format.
When master mode and BICK=32fs(BF bit = “0”), the AK4371 cannot be set to Mode 1 Mode 2 or Mode 4.
Mode
DIF2
DIF1
DIF0
Format
0
0
0
0
0: 16bit, LSB justified
1
0
0
1
1: 20bit, LSB justified
2
0
1
0
2: 24bit, MSB justified
3
0
1
1
3: I
2
S Compatible
4
1
0
0
4: 24bit, LSB justified
Table 16. Audio Data Format
LRCK
BICK
Figure
Figure 17
Figure 18
Figure 19
32fs
≤
BICK
≤
64fs
40fs
≤
BICK
≤
64fs
48fs
≤
BICK
≤
64fs
BICK=32fs or 48fs
≤
BICK
≤
64fs Figure 20
48fs
≤
BICK
≤
64fs
(default)
Figure 18
SDATA
Mode 0
BICK
(32fs)
SDATA
Mode 0
15
14
6
5
4
BICK
3
2
1
0
15
14
15
14
0
15
14
0
Don’t care
Don’t care
15:MSB, 0:LSB
15
14
6
5
4
3
2
1
0
Lch Data
Rch Data
Figure 17. Mode 0 Timing (LRP = BCKP bits = “0”)
SDATA
Mode 1
LRCK
BICK
19
0
19
0
Don’t care
Don’t care
19:MSB, 0:LSB
SDATA
Mode 4
23:MSB, 0:LSB
20
19
0
20 19
0
Don’t care
Don’t care
22
21
22
21
Lch Data
Rch Data
23
23
Figure 18. Mode 1, 4 Timing (LRP = BCKP bits = “0”)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4380 | 100dB 24 Bit 96KHz 2ch DAC(100dB的動(dòng)態(tài)范圍，采樣率96KHz的24位音頻D/A轉(zhuǎn)換器) |
| AK4380VT | 100dB 24BIT 96kHz 2CH DAC |
| AK4382A | 112dB 192kHz 24-Bit 2ch DAC |
| AK4382 | 112dB 192kHz 24-BIT SCH DAC |
| AK4382VT | 112dB 192kHz 24-BIT SCH DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4372 | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
| AK4372ECB | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
| AK4372VCB | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
| AK4373 | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power Stereo DAC with HP/SPK-Amp |
| AK4373EN | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power Stereo DAC with HP/SPK-Amp |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。