參數(shù)資料
型號: ADUC7039BCP6Z-RL
廠商: Analog Devices Inc
文件頁數(shù): 8/92頁
文件大小: 0K
描述: IC MCU ARM7 BATT SENSER 32LFCSP
標(biāo)準(zhǔn)包裝: 2,500
系列: MicroConverter® ADuC7xxx
核心處理器: ARM7
芯體尺寸: 16/32-位
速度: 20.48MHz
連通性: LIN,SPI
外圍設(shè)備: POR,溫度傳感器,WDT
輸入/輸出數(shù): 6
程序存儲器容量: 64KB(32K x 16)
程序存儲器類型: 閃存
RAM 容量: 1K x 32
電壓 - 電源 (Vcc/Vdd): 3.5 V ~ 18 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 2x16b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 115°C
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
包裝: 帶卷 (TR)
ADuC7039
Data Sheet
Rev. D | Page 16 of 92
The remap command must be executed from the absolute
Flash/EE address, and not from the mirrored, remapped
segment of memory, because this may be replaced by SRAM. If
a remap operation is executed while operating code from
the mirrored location, prefetch/data aborts can occur, or the
user can observe abnormal program operation.
Any kind of reset logically remaps the Flash/EE memory to
the bottom of the memory array.
SYSMAP Register
Name:
SYSMAP
Address:
0xFFFF0220
Default Value: Updated by the kernel
Access:
Read/write
Function:
This 8-bit register allows user code to remap
either RAM or Flash/EE space into the bottom
of the ARM memory space starting at Address
0x00000000.
Table 7. SYSMAP MMR Bit Designations
Bit
Description
7 to 1
Reserved. These bits are reserved and should be written
as 0 by user code.
0
Remap bit.
This bit is set by the user to remap the SRAM to
0x00000000.
This bit is cleared automatically after reset to remap the
Flash/EE memory to 0x00000000.
RESET
There are four kinds of reset: external reset, power-on-reset,
watchdog reset, and software reset. The RSTSTA register
indicates the source of the last reset and can also be written
by user code to initiate a software reset event. The bits in this
register can be cleared to 0 by writing to the RSTCLR MMR at
0xFFFF0234. The bit designations in RSTCLR mirror those of
RSTSTA. These registers can be used during a reset exception
service routine to identify the source of the reset. The implica-
tions of all four kinds of reset event are tabulated in Table 9.
RSTSTA Register
Name:
RSTSTA
Address:
0xFFFF0230
Default Value: N/A
Access:
Read/write
Function:
This 8-bit register indicates the source of the
last reset event and can also be written by user
code to initiate a software reset.
RSTCLR Register
Name:
RSTCLR
Address:
0xFFFF0234
Access:
Write only
Function: This 8-bit write-only register clears the
corresponding bit in RSTSTA.
Table 8. RSTSTA/RSTCLR MMR Bit Designations
Bit
Description
7 to 4
Not used. These bits are not used and always read as 0.
3
External reset.
This bit is set by hardware when an external reset occurs.
This bit is cleared by setting the corresponding bit in RSTCLR.
2
Software reset.
This bit is set by user code to generate a software reset.
This bit is cleared by setting the corresponding bit in RSTCLR.1
1
Watchdog timeout.
This bit is set by hardware when a watchdog timeout occurs.
This bit is cleared by setting the corresponding bit in RSTCLR.
0
Power-on reset.
This bit is set by hardware when a power-on-reset occurs.
This bit is cleared by setting the corresponding bit in RSTCLR.
1
If the software reset bit in RSTSTA is set, any write to RSTCLR that does not
clear this bit generates a software reset.
Table 9. Device Reset Implications
Impact
RESET
Reset External
Pins to Default
State
Kernel
Executed
Reset All External
MMRs (Excluding
RSTSTA)
Reset All HV
Indirect
Registers
Peripherals
Reset
Watchdog
Timer Reset
RAM
Valid1
RSTSTA (Status
After Reset Event)
POR
Yes
Yes/No2
RSTSTA[0] = 1
Watchdog
Yes
No
Yes
RSTSTA[1] = 1
Software
Yes
No
Yes
RSTSTA[2] = 1
External Pin
Yes
No
Yes
RSTSTA[3] = 1
1
RAM is not valid in the case of a reset following LIN download.
2
The impact on RAM is dependent on the HVSTA[2] contents if LVF is enabled. When LVF is enabled using HVCFG[4], RAM has not been corrupted by the POR reset
mechanism if the LVF Status Bit HVSTA[2] is 1. See the Low Voltage Flag (LVF) section for more information.
相關(guān)PDF資料
PDF描述
ADUC7061BCPZ32 IC MCU 16/32BIT 32KB 32LFCSP
ADUC7121BBCZ-RL PRECISION ANALOG MCU I.C
ADUC7122BBCZ-RL PRECISION ANALOG MCU I.C
ADUC7126BSTZ126-RL IC MCU 16/32B 126KB FLASH 80LQFP
ADUC7129BSTZ126 IC DAS MCU ARM7 ADC/DDS 80-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7039WBCPZ 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC LIN I.C. - Trays 制造商:Analog Devices 功能描述:IC MCU ARM7 64KB FLASH 32LFCSP 制造商:Analog Devices 功能描述:Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
ADUC7039WBCPZ-RL 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC LIN I.C. - Tape and Reel 制造商:Analog Devices 功能描述:IC MCU ARM7 64KB FLASH 32LFCSP 制造商:Analog Devices 功能描述:Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
ADUC7060 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Precision Analog Microcontroller, Dual Sigma-Delta ADCs, Flash/EE, ARM7TDMI
ADUC7060BCPZ32 功能描述:IC MCU 24BIT 32KB FLASH 48LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標(biāo)準(zhǔn)包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C,IrDA,SPI,UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位,DMA,POR,PWM,WDT 輸入/輸出數(shù):50 程序存儲器容量:192KB(96K x 16) 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM
ADUC7060BCPZ32-RL 功能描述:IC MCU FLASH 24BIT 32KB 48LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB(4K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND