參數(shù)資料
型號(hào): ADUC7039BCP6Z-RL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 74/92頁(yè)
文件大?。?/td> 0K
描述: IC MCU ARM7 BATT SENSER 32LFCSP
標(biāo)準(zhǔn)包裝: 2,500
系列: MicroConverter® ADuC7xxx
核心處理器: ARM7
芯體尺寸: 16/32-位
速度: 20.48MHz
連通性: LIN,SPI
外圍設(shè)備: POR,溫度傳感器,WDT
輸入/輸出數(shù): 6
程序存儲(chǔ)器容量: 64KB(32K x 16)
程序存儲(chǔ)器類(lèi)型: 閃存
RAM 容量: 1K x 32
電壓 - 電源 (Vcc/Vdd): 3.5 V ~ 18 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 2x16b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 115°C
封裝/外殼: 32-VFQFN 裸露焊盤(pán),CSP
包裝: 帶卷 (TR)
ADuC7039
Data Sheet
Rev. D | Page 76 of 92
SPI Control Register
Name:
SPICON
Address:
0xFFFF0A10
Default Value:
0x0000
Access:
Read/write
Function:
This 16-bit MMR configures the SPI peripheral in both master and slave modes.
Table 55. SPICON MMR Bit Designations
Bit
Description
15 to 14
SPI IRQ mode bits. These bits configure when the Tx/Rx interrupts occur in a transfer.
00 = Tx interrupt occurs when 1 byte has been transferred. Rx interrupt occurs when 1 or more bytes have been received into the FIFO.
01 = Tx interrupt occurs when 2 bytes have been transferred. Rx interrupt occurs when 1 or more bytes have been received into
the FIFO.
10 = Tx interrupt occurs when 3 bytes have been transferred. Rx interrupt occurs when 3 or more bytes have been received into
the FIFO.
11 = Tx interrupt occurs when 4 bytes have been transferred. Rx interrupt occurs when the Rx FIFO is full, or 4 bytes are present.
13
SPI Tx FIFO flush enable bit.
Set this bit to flush the Tx FIFO. This bit does not clear itself and should be toggled if a single flush is required. If this bit is left high, then
either the last transmitted value or 0x00 is transmitted depending on SPICON[7]. Any writes to the Tx FIFO are ignored while this
bit is set.
Clear this bit to disable Tx FIFO flushing.
12
SPI Rx FIFO flush enable bit.
Set this bit to flush the Rx FIFO. This bit does not clear itself and should be toggled if a single flush is required. If this bit is set,
all incoming data is ignored and no interrupts are generated. If set and SPICON[6] = 0, a read of the Rx FIFO initiates a transfer.
Clear this bit to disable Rx FIFO flushing.
11
Continuous transfer enable.
This bit is set by the user to enable continuous transfer. In master mode, the transfer continues until no valid data is available in
the SPITX register. SS is asserted and remains asserted for the duration of each 8-bit serial transfer until TX is empty.
This bit is cleared by the user to disable continuous transfer. Each transfer consists of a single 8-bit serial transfer. If valid data
exists in the SPITX register, then a new transfer is initiated after a stall period of 1 serial clock cycle.
10
Loop back enable bit.
This bit is set by the user to connect MISO to MOSI and test software.
This bit is cleared by the user to be in normal mode.
9
Slave MISO output enable bit.
Set this bit to disable the output driver on the MISO pin. The MISO pin becomes open drain when this bit is set.
Clear this bit for MISO to operate as normal.
8
SPIRX overflow overwrite enable.
This bit is set by the user; the valid data in the SPIRX register is overwritten by the new serial byte received.
This bit is cleared by the user; the new serial byte received is discarded.
7
SPI transmit zeros when Tx FIFO enable bit.
Set this bit to transmit 0x00 when there is no valid data in the Tx FIFO.
Clear this bit to transmit the last transmitted value when there is no valid data in the Tx FIFO.
6
SPI transfer and interrupt mode.
This bit is set by the user to initiate a transfer with a write to the SPITX register. Interrupt only occurs when SPITX is empty.
This bit is cleared by the user to initiate a transfer with a read of the SPIRX register. Interrupt only occurs when SPIRX is full.
5
LSB first transfer enable bit.
This bit is set by the user; the LSB is transmitted first.
This bit is cleared by the user; the MSB is transmitted first.
相關(guān)PDF資料
PDF描述
ADUC7061BCPZ32 IC MCU 16/32BIT 32KB 32LFCSP
ADUC7121BBCZ-RL PRECISION ANALOG MCU I.C
ADUC7122BBCZ-RL PRECISION ANALOG MCU I.C
ADUC7126BSTZ126-RL IC MCU 16/32B 126KB FLASH 80LQFP
ADUC7129BSTZ126 IC DAS MCU ARM7 ADC/DDS 80-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7039WBCPZ 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC LIN I.C. - Trays 制造商:Analog Devices 功能描述:IC MCU ARM7 64KB FLASH 32LFCSP 制造商:Analog Devices 功能描述:Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
ADUC7039WBCPZ-RL 制造商:Analog Devices 功能描述:FLASH 64K ARM7 DUAL 16-BIT ADC LIN I.C. - Tape and Reel 制造商:Analog Devices 功能描述:IC MCU ARM7 64KB FLASH 32LFCSP 制造商:Analog Devices 功能描述:Flash 64k ARM7 Dual 16-Bit ADC LIN I.C.
ADUC7060 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Precision Analog Microcontroller, Dual Sigma-Delta ADCs, Flash/EE, ARM7TDMI
ADUC7060BCPZ32 功能描述:IC MCU 24BIT 32KB FLASH 48LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標(biāo)準(zhǔn)包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C,IrDA,SPI,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,DMA,POR,PWM,WDT 輸入/輸出數(shù):50 程序存儲(chǔ)器容量:192KB(96K x 16) 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤(pán) 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM
ADUC7060BCPZ32-RL 功能描述:IC MCU FLASH 24BIT 32KB 48LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND