
Philips Semiconductors
PNX15xx Series
Volume 1 of 1
Chapter 5: The Clock Module
PNX15XX_SER_3
Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 3 — 17 March 2006
5-45
31:3
Reserved
R/W
-
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
2
turn_off_ack
R
0
0 - Indicates if the enabled clock is running
1 - Indicates that the clock is being blocked during a frequency
change to avoid glitches
1
sel_clk_ai_sck
R/W
0
0: clk_ai_sck = 27 MHz xtal_clk
1: clk_ai_sck = AI_SCK pin
0
en_clk_ai_sck
R/W
1
1: enable clk_ai_sck
Offset 0x04,7308
CLK_AO_OSCLK
31:4
Reserved
R/W
-
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
3
turn_off_ack
R
0
0 - Indicates if the enabled clock is running
1 - Indicates that the clock is being blocked during a frequency
change to avoid glitches
2:1
sel_ao_osclk
R/W
00
00: ao_osclk = 27 MHz xtal_clk
01: ao_osclk = DDS3
10: ao_osclk = PLL1
11: ao_osclk = XIO_D[14]
0
en_ao_osclk
R/W
1
1: enable clk_ao_osclk
Offset 0x04,730C
CLK_AO_SCK_CTL
31:3
Reserved
R/W
-
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
2
turn_off_ack
R
0
0 - Indicates if the enabled clock is running
1 - Indicates that the clock is being blocked during a frequency
change to avoid glitches
1
sel_clk_ao_sck
R/W
0
0: clk_ao_sck = 27 MHz xtal_clk
1: clk_ao_sck = AO_SCK pin
0
en_clk_ao_sck
R/W
1
1: enable clk_ao_sck
Offset 0x04,7310
CLK_SPDO_CTL
31:4
Reserved
R/W
-
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
3
turn_off_ack
R
0
0 - Indicates if the enabled clock is running
1 - Indicates that the clock is being blocked during a frequency
change to avoid glitches
2:1
sel_clk_spdo
R/W
00
00: clk_spdo = 27 MHz xtal_clk
01: clk_spdo = DDS5
10: clk_spdo = 27 MHz xtal_clk
11: clk_spdo = XIO_D[15]
0
en_clk_spdo
R/W
1
1: enable clk_spdo
Offset 0x04,7314
CLK_SPDI_CTL
31:5
Reserved
R/W
-
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
Table 11: CLOCK MODULE REGISTERS …Continued
Bit
Symbol
Acces
s
Value
Description