參數(shù)資料
型號: 84C300A
廠商: LSI Corporation
英文描述: 4-Port Fast Ethernet Controller(四端口快速以太網(wǎng)控制器)
中文描述: 4端口快速以太網(wǎng)控制器(四端口快速以太網(wǎng)控制器)
文件頁數(shù): 17/56頁
文件大?。?/td> 523K
代理商: 84C300A
84C300A 4-Port
Fast Ethernet Controller
4-17
MD400152/E
16 Transmission Attempts:
If a Collision occurs for
the sixteenth consecutive time, the 16-Transmission-
Attempts status bit s set, the Collision status bit s set,
the TXRET signal is generated, and the Backoff
interval begun. The counter that keeps track of the
number of collisions is modulo 16 and therefore rolls
over on the 17th collision. Bits 15 to 11 of a port’s
transmit collision counter allow a user to determine
how many transmission attempts were necessary to
successfully transmit the packet.
Late Collision:
If a Collision occurs greater than 64
byte imes after he ransmission begins his s consid-
ered a late collision error. Upon this condition the
transmission is terminated, the TXRET output is
driven HIGH, and the late collision status bit is set.
At the completion of every transmission or retransmission,
new status information is loaded into the Transmit Status
Register. Dependent upon the bits enabled in the Trans-
mit Command Register, an interrupt will be generated for
the just completed transmission.
3.2.5 Conditions That Will Cause a Port’s TXRET Pin
to go High
Detection of a HIGH value on one of the chips 4 TXRET
pins indicates that the associated port could not complete
transmission of a packet due to one or more of the
following conditions:
1. A transmit FIFO underflow occurred while
transmitting the packet.
2. A late collision occurred while transmitting
the packet.
3. Carrier sense never went active during
transmission or went from an active to inactive
state during transmission.
4. 16 attempts to transmit the packet all resulted in
transmit collisions.
5. The ONETRYMODE pin is HIGH and a
collision occurs.
Any of the above conditions will cause the port to flush the
transmit FIFO and initiate a transmit retry request. With
initiation of a transmit Retry Request the port’s TXRDY
Figure 3. Typical Application Example
TRANSMIT
RECEIVE
DATA
BUFFER
BUS
TRANSCEIVER
DMA/
BUFFER
CONTROL
CPU
SYSTEM
MEMORY
84C300A
4 CHANNEL
QUAD
80C240 10/100Base-T4
or 80220/21 10/100Base-TX
MEDIA INTERFACE
ADAPTER WITH ONCHIP
FILTERS
80C240 10/100Base-T4
or 80220/21 10/100Base-TX
MEDIA INTERFACE
ADAPTER WITH ONCHIP
FILTERS
80C240 10/100Base-T4
or 80220/21 10/100Base-TX
MEDIA INTERFACE
ADAPTER WITH ONCHIP
FILTERS
80C240 10/100Base-T4
or 80220/21 10/100Base-TX
MEDIA INTERFACE
ADAPTER WITH ONCHIP
FILTERS
相關(guān)PDF資料
PDF描述
84CNQ035 Schottky Rectifier
84CNQ040 Schottky Rectifier
84CNQ045 Schottky Rectifier
85-005A-0C Signal Conditioner
85-005A-0CT Signal Conditioner
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
84C30A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:84C30A 10 Mbps Controller (MAC) manual 12/96
84C3A-A12-J06 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn
84C3A-A12-J06L 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn
84C3A-A12-J08L 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn
84C3A-A12-J10L 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:83/84 - 5/8 Square 10-Turn