
39
7641 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
D
D
M
M
A
A
C
I
S
in
d
e
x
a
n
d
s
t
a
t
u
s
r
e
g
i
s
t
e
r
(
a
d
d
r
e
s
s
0
0
3
F
1
6
)
D
M
0
1
M
0
1
M
0
1
M
0
1
M
0
A
N
:
U
A
:
N
:
S
A
:
N
:
U
A
:
N
:
S
A
:
S
C
o
n
C
o
u
C
o
n
C
o
u
C
u
p
r
S
d
u
A
C
E
o
:
D
o
e
s
e
h
a
n
0
:
C
1
:
C
d
c
t
s
c
u
d
c
t
s
t
s
o
c
u
s
r
n
a
f
b
i
s
f
b
r
v
n
e
h
a
h
a
c
u
h
n
e
h
s
p
h
n
e
h
s
p
r
a
p
e
p
n
r
e
b
o
a
b
o
e
d
l
n
n
a
d
r
f
a
u
e
a
d
r
f
a
u
e
n
e
s
e
g
g
l
i
t
h
l
t
h
i
n
n
n
n
e
l
o
n
s
n
n
e
l
o
n
s
n
s
n
s
n
i
n
i
s
n
i
n
b
d
e
e
n
r
w
n
p
d
e
n
r
w
n
p
e
d
e
f
e
d
i
e
f
l
l
0
w
e
0
n
d
d
e
l
f
l
o
g
e
l
n
d
r
n
g
c
o
u
n
t
r
e
g
i
s
t
e
r
u
n
d
e
r
f
l
o
w
f
l
a
g
(
D
0
U
F
)
:
o
g
e
l
e
n
s
e
e
u
d
r
s
a
p
t
e
e
d
n
D
d
f
l
a
g
(
D
0
S
F
I
)
D
1
w
e
1
d
c
o
u
n
t
r
e
g
i
s
t
e
r
u
n
d
e
r
f
l
o
w
f
l
a
g
(
D
1
U
F
)
n
s
e
e
u
d
r
s
a
p
t
e
e
d
n
D
d
f
l
a
g
(
D
1
S
F
I
)
D
s
u
o
s
n
p
l
y
e
n
b
d
u
r
c
s
o
t
n
t
r
t
a
r
o
n
l
s
b
f
e
i
t
r
s
(
D
d
T
u
S
r
i
C
n
)
g
i
n
t
e
r
r
u
p
t
1
:
d
i
n
e
e
r
h
g
c
h
i
t
e
l
0
l
1
g
r
r
e
a
r
e
a
(
“
x
u
r
e
l
o
n
l
n
0
”
b
a
a
b
o
p
l
o
a
n
e
o
a
n
a
i
t
c
c
c
c
t
a
d
l
s
d
e
l
t
(
D
e
e
h
p
r
b
o
d
f
u
c
r
e
s
o
s
t
s
b
r
a
n
d
c
y
c
l
e
s
t
e
a
l
t
r
a
n
s
f
e
r
s
i
t
r
t
s
a
u
D
M
0
t
d
o
i
l
e
e
b
a
i
n
t
d
(
D
d
R
e
L
s
D
t
i
D
n
)
t
:
g
c
s
c
a
i
o
n
r
e
g
i
s
t
e
r
s
1
o
f
s
o
u
r
c
e
a
n
d
d
e
s
t
i
n
a
t
i
o
n
r
e
g
i
s
t
e
r
s
s
r
R
C
e
C
s
s
s
s
a
I
i
b
i
b
d
)
/
w
r
i
t
e
)
l
l
e
e
DMAC channel x mode register 1 (address 0040
16
)
DMAxM1
D
s
M
e
0
1
D
M
b
i
0
1
D
M
s
e
0
1
D
M
e
n
0
1
D
M
0
1
D
M
e
n
0
1
D
M
0
1
A
e
:
:
A
(
:
:
A
l
e
:
:
A
a
:
:
A
:
:
A
a
:
:
A
:
:
C
t
n
D
C
D
I
n
I
n
C
c
I
n
D
C
b
l
I
n
I
n
C
W
W
C
b
l
C
C
C
N
S
o
A
C
C
:
B
o
c
e
x
S
c
c
t
i
o
c
e
e
c
c
r
r
e
h
h
o
t
o
u
f
c
y
c
u
r
c
n
r
e
c
c
h
m
r
e
h
R
e
m
e
m
c
h
n
r
e
c
r
e
c
h
b
i
r
e
r
e
c
h
i
t
i
n
i
t
i
n
c
h
b
i
a
n
a
n
c
h
r
e
r
c
h
c
h
l
e
s
t
a
b
n
i
t
e
n
(
n
e
n
E
e
n
e
n
a
n
b
i
t
m
e
m
a
n
t
(
D
m
e
m
e
a
n
g
g
a
n
t
(
D
n
e
n
e
a
n
l
o
e
,
a
n
a
n
s
t
t
r
a
e
D
t
n
e
)
t
t
n
e
(
D
n
t
e
n
n
e
x
n
t
n
t
n
e
d
a
d
a
n
x
l
x
l
x
n
a
d
d
n
e
n
e
a
n
l
x
a
t
l
x
S
f
t
a
x
s
R
e
f
t
s
o
I
r
e
o
u
D
t
r
r
u
r
)
a
t
r
r
c
e
r
e
g
i
s
t
e
r
i
n
c
r
e
m
e
n
t
/
d
e
c
r
e
m
e
n
t
l
c
I
i
n
a
c
s
n
e
f
s
r
e
f
e
r
e
g
m
a
C
r
n
i
s
t
e
r
i
n
c
r
e
m
e
n
t
/
d
e
c
r
e
m
e
n
t
e
n
a
b
l
e
t
r
r
/
/
D
D
l
x
a
t
l
D
/
D
/
D
l
t
a
t
a
e
l
D
e
d
e
l
e
e
s
l
e
l
l
s
f
e
e
x
D
f
t
a
x
R
e
e
x
x
A
n
i
x
d
t
i
x
x
t
r
e
c
c
d
R
e
f
t
d
C
c
c
d
i
n
i
n
d
U
a
s
a
r
(
n
t
o
t
a
r
m
r
r
e
I
r
e
e
E
r
r
a
r
r
i
E
b
b
e
B
a
r
a
n
e
e
s
D
t
r
r
s
)
e
e
t
e
e
s
a
)
l
e
l
g
i
t
t
i
b
n
s
f
o
m
m
t
)
a
t
r
t
e
e
n
n
n
a
t
t
t
i
d
e
o
i
n
n
s
a
a
r
b
b
e
l
e
g
e
d
d
s
(
N
o
c
h
a
n
g
e
a
f
t
e
r
t
r
a
n
s
f
e
r
)
l
i
i
t
e
r
i
n
c
r
e
m
e
n
t
/
d
e
c
r
e
m
e
n
t
n
a
i
n
s
n
a
f
s
t
e
f
i
o
r
e
r
n
r
e
g
i
s
t
e
r
i
n
c
r
e
m
e
n
t
/
d
e
c
r
e
m
e
n
t
m
m
a
l
o
l
o
b
e
e
w
a
a
l
n
n
r
d
d
e
t
t
i
a
t
d
e
e
l
a
l
a
f
i
n
c
t
t
t
e
s
a
a
o
c
c
r
b
b
n
h
h
c
l
e
t
r
s
s
o
e
d
d
o
a
o
u
(
N
o
c
h
a
n
g
e
a
f
t
e
r
t
r
a
n
s
f
e
r
)
l
l
n
n
n
b
i
t
(
r
D
e
x
D
s
W
t
e
C
s
)
e
e
d
l
y
r
g
i
r
t
e
g
i
s
t
e
r
u
n
d
e
r
f
l
o
w
d
d
s
i
s
o
n
e
s
e
d
a
a
e
a
,
r
e
f
e
r
m
e
f
t
f
l
w
a
n
l
o
r
o
e
t
e
r
e
r
c
c
o
y
t
d
e
o
d
e
o
o
a
s
r
a
d
d
u
u
d
r
n
n
n
b
e
s
t
t
i
r
t
d
f
e
e
r
e
(
r
g
g
D
a
c
i
s
i
s
x
s
o
t
e
t
e
R
“
0
u
r
u
u
D
)
t
r
n
n
)
d
d
e
e
r
f
l
o
l
o
w
w
e
i
r
l
r
r
f
t
r
L
”
n
a
d
a
m
a
e
g
i
s
t
e
r
s
c
o
n
t
e
n
t
s
D
M
0
1
e
s
e
l
e
c
t
i
o
n
b
i
t
(
D
x
T
M
S
)
:
D
(
D
M
0
b
3
0
0
0
0
0
0
A
H
b
0
0
0
0
1
1
C
R
2
b
)
1
0
0
1
1
0
0
c
h
a
n
n
e
l
0
h
a
r
d
w
a
r
e
t
r
a
n
s
f
e
r
r
e
q
u
e
s
t
s
o
u
r
c
e
b
i
t
s
b
0
0
1
0
1
0
1
:
:
:
:
:
:
N
U
U
T
I
N
U
(
f
U
(
f
:
U
(
0
:
o
A
A
i
m
T
0
S
B
a
l
l
S
B
a
l
l
S
B
f
a
l
U
S
(
r
i
s
U
S
(
r
i
s
:
U
S
(
r
i
s
1
:
U
(
r
0
:
M
(
r
0
1
:
M
(
1
0
:
S
1
1
1
:
A
C
c
h
N
o
a
c
:
R
e
q
u
M
A
C
c
h
i
t
(
D
0
U
M
0
:
D
i
s
a
1
:
E
n
a
b
D
M
A
C
c
r
e
s
e
t
b
i
t
0
:
N
o
a
1
:
R
e
s
D
M
A
C
c
0
:
C
h
a
1
:
C
h
a
t
R
R
e
u
T
T
r
s
e
1
1
Y
n
e
n
n
g
e
n
g
e
n
g
B
e
i
n
g
B
e
i
n
g
B
e
i
n
g
S
B
i
s
i
n
a
s
t
i
s
i
n
a
s
t
i
s
i
n
e
r
i
a
C
N
T
a
n
n
e
t
i
o
n
e
s
t
o
a
n
n
e
I
E
)
b
l
e
d
l
e
d
h
a
n
n
(
D
0
C
c
t
i
o
n
e
t
o
f
c
h
a
n
n
n
n
e
l
0
n
n
e
l
0
d
r
t
t
e
d
e
n
d
e
n
d
e
n
d
e
n
e
n
e
e
n
g
e
e
r
g
e
e
r
g
e
l
I
R
1
l
0
(
B
i
f
c
h
l
0
e
r
i
n
r
p
d
p
d
p
d
p
d
d
p
d
d
p
d
d
p
d
C
d
C
d
/
O
i
n
s
o
t
i
s
a
U
c
e
n
t
e
r
u
o
g
e
o
g
e
o
g
e
o
g
e
o
g
e
o
g
e
o
g
e
P
U
g
e
P
U
g
e
t
r
t
e
f
t
a
n
n
S
B
i
v
m
r
u
t
n
t
a
n
t
a
n
t
a
n
t
a
i
n
a
i
n
a
i
n
a
b
a
b
a
a
s
r
r
u
w
a
l
w
e
l
a
e
t
p
i
t
n
i
t
e
t
r
r
r
u
r
p
u
t
a
s
r
p
i
i
n
e
p
t
i
c
2
c
3
c
1
c
t
1
c
t
2
c
t
3
c
u
c
u
c
m
p
r
a
0
n
1
i
i
i
v
O
i
v
O
t
i
v
O
t
i
v
s
t
i
v
s
t
i
v
i
t
t
e
y
s
t
r
d
I
v
I
v
I
v
O
e
N
e
N
e
N
e
_
)
_
)
_
)
U
)
U
)
U
)
U
)
n
e
)
i
n
e
/
r
e
P
K
T
_
R
D
Y
s
i
g
n
a
l
i
t
0
1
1
0
:
i
P
K
T
_
R
D
Y
s
i
g
n
a
l
i
t
0
1
1
1
i
P
K
T
_
R
D
Y
s
i
g
n
a
l
l
i
t
1
0
0
i
T
_
P
K
T
_
R
D
Y
s
i
g
n
a
l
t
i
1
0
0
1
:
T
_
F
I
F
O
_
N
O
T
_
E
M
P
T
Y
s
i
g
n
a
l
t
e
1
0
1
0
T
_
P
K
T
_
R
D
Y
s
i
g
n
a
l
e
1
0
1
T
_
P
K
T
_
R
D
Y
s
i
g
n
a
l
e
i
1
1
0
t
e
r
f
a
c
e
O
B
E
0
s
i
g
n
a
l
1
1
t
e
r
f
a
c
e
I
B
F
0
s
i
g
n
a
l
,
d
a
t
a
r
)
M
0
1
1
1
1
c
e
i
v
e
i
n
t
e
r
r
u
p
t
D
t
r
a
m
a
r
e
n
n
a
s
a
s
d
f
e
s
t
f
e
a
r
e
r
s
b
C
t
r
y
i
g
0
w
P
g
”
e
)
r
i
U
r
(
D
0
S
W
T
)
:
“
r
t
b
i
n
u
g
s
“
i
1
n
”
t
e
(
N
r
f
o
a
t
e
e
e
1
)
n
D
b
c
a
b
l
e
e
R
(
h
e
l
0
R
B
a
l
0
d
e
)
t
n
s
n
t
r
a
n
s
f
e
r
i
n
i
t
i
a
t
i
o
n
s
o
u
r
c
e
c
a
p
t
u
r
e
r
e
g
i
s
t
e
r
i
i
s
e
n
b
b
a
l
a
l
e
l
e
l
0
b
d
d
w
l
a
c
e
y
a
b
s
p
i
t
t
r
u
(
e
r
D
a
e
0
d
r
C
e
a
g
E
s
i
N
s
“
0
t
e
)
”
r
)
n
e
a
a
b
y
w
r
i
t
i
n
g
“
1
”
(
N
o
t
e
1
)
i
(
N
o
t
e
2
)
D
D
M
M
A
A
C
0
c
M
h
2
a
n
n
e
l
0
m
o
d
e
r
e
g
i
s
t
e
r
2
(
a
d
d
r
e
s
s
0
0
4
1
1
6
)
DMAC channel 1 hardware transfer request source bits
(D1HR)
b3b2b1b0
0 0 0 0: Not used
0 0 0 1: UART2 receive interrupt
0 0 1 0: UART2 transmit interrupt
0 0 1 1: Timer X interrupt
0 1 0 0: INT
1
interrupt
0 1 0 1: USB endpoint 1 IN_PKT_RDY signal
(falling edge active)
0 1 1 0: USB endpoint 2 IN_PKT_RDY signal
(falling edge active)
0 1 1 1: USB endpoint 4 IN_PKT_RDY signal
(falling edge active)
1 0 0 0: USB endpoint 1 OUT_PKT_RDY signal
(rising edge active)
1 0 0 1: USB endpoint 1 OUT_FIFO_NOT_EMPTY signal
(rising edge active)
1 0 1 0: USB endpoint 2 OUT_PKT_RDY signal
(rising edge active)
1 0 1 1: USB endpoint 4 OUT_PKT_RDY signal
(rising edge active)
1 1 0 0: Master CPU bus interface OBE
1
signal
(rising edge active)
1 1 0 1: Master CPU bus interface IBF
1
signal, data
(rising edge active)
1 1 1 0: Timer 1 trasmit/receive interrupt
1 1 1 1: CNTR
0
interrupt
DMAC channel 1 software transfer trigger (D1SWT)
0: No action (Bit is always read as
“
0
”
)
1: Request of channel 0 transfer by writing
“
1
”
(
Note 1
)
DMAC channel 1 USB and master CPU bus interface enable
bit (D1UMIE)
0: Disabled
1: Enabled
DMAC channel 1 transfer initiation source capture register
reset bit (D1CRR)
0: No action (Bit is always read as
“
0
”
)
1: Reset of channel 1 capture register by writing
“
1
”
(
Note 1
)
DMAC channel 1 enable bit (D1CEN)
0: Channel 0 disabled
1: Channel 0 enabled (
Note 2
)
D
D
M
M
A
A
C
1
c
M
h
2
a
n
n
e
l
1
m
o
d
e
r
e
g
i
s
t
e
r
2
(
a
d
d
r
e
s
s
0
0
4
1
1
6
)
b
0
b
7
b0
b
7
b0
b7
b0
b7
N
o
t
e
s
1
:
2
:
T
W
h
h
i
s
e
n
b
i
t
s
e
i
s
t
t
a
i
n
u
g
t
o
t
m
h
a
s
t
b
i
c
i
a
t
l
l
y
“
c
1
l
e
”
,
a
s
r
e
i
m
d
t
l
o
t
a
“
n
0
e
”
o
a
u
f
t
s
e
l
r
w
s
r
i
t
t
i
t
n
h
g
e
“
D
1
”
M
.
i
t
o
u
y
e
A
C
c
h
a
n
n
e
l
x
t
r
a
n
s
f
e
r
i
n
i
t
i
a
t
i
o
n
s
o
u
r
c
e
c
a
p
t
u
r
e
r
e
g
i
s
t
e
r
r
e
s
e
t
b
i
t
(
b
i
t
6
o
f
D
M
A
x
M
2
)
t
o
“
1
”
.
Fig. 32 Structure of DMACx related register