- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382774 > ZR36506 Fast Recovery Rectifier Diodes PDF資料下載
參數(shù)資料
| 型號(hào)： | ZR36506 |
| 英文描述： | Fast Recovery Rectifier Diodes |
| 中文描述： | 外圍芯片 |
| 文件頁數(shù)： | 64/99頁 |
| 文件大小： | 452K |
| 代理商： | ZR36506 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當(dāng)前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
Zoran ZR36506 USBV ision – Datasheet
Zoran Proprietary and Confidential
10 -2
Camera Control Serial Port
The SER_MODE register has some specific bits that can turn the automatic modes into more
flexible serial data formats. These register bits are:
§
CLK_RATE
Writing '0' to this bit will select a 93.75 KHz clock at the IICCK output. Writing '1' to this
bit will select a 1.5 MHz clock at the IICCK output.
§
CLK_POL
Writing '0' to this bit will select the normal polarity at the IICCK output. Writing '1' to this
bit will select an inverted polarity at the IICCK output.
§
VSYNC
Writing '0' to this bit will select an immediate transfer. Writing '1' to this bit will delay start-
of-transfer to camera blank period.
Another register that is used by the automatic modes is the SER_CONT register. This register is
used by the host computer to control the serial port machine. The SER_CONT register consists
of the following control bits:
§
SER_LEN
This field contains a 3-bit binary integer that specifies the number of data bytes that the host
wishes to transfer in the serial transaction (the address byte is not counted). The range of
this parameter is 0 to 4.
§
SER_DIR
Writing '0' to this bit selects a write operation (host to camera). Writing '1' to this bit selects
a read operation (camera to host).
§
SER_GO / SER_BUSY
This is used as both a command and a status bit. Writing '1' to this bit will initiate a serial
transfer request. The serial transfer will either start immediately or wait until the vertical
blank time interval is detected at the camera video signal (depends on the VSYNC bit). The
SER_GO / SER_BUSY bit will remain '1' until the end of the transaction, to indicate to the
host computer when a new transaction may be initiated.
§
NACK_RCV
This is a read-only bit and is used in modes 2 and 3 only (IICC modes). The ZR36506, after
completing a serial transfer in this mode, reports to the host computer via this bit whether or
not all transmitted bytes were acknowledged by the camera (this includes the address byte
and all data bytes that were sent from the host to the camera). A '0' in this bit indicates all
ACK, and a '1' indicates a NACK for one or more bytes.
§
NO_STOP
This bit is used in modes 2 and 3 only (IICC modes) and enables multiple transactions
inside a single START / STOP frame. When set to '1', it informs the serial machine to omit
the STOP pattern at the end of the following transaction. Combined with the CONTINUE
bit, this enables the software driver to perform long transactions (i.e. for downloading the
Gamma-Correction table into camera DSP).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZR36750 | Fast Recovery Rectifier Diodes |
| ZR37381GC-30 | Fast Recovery Rectifier Diodes |
| ZR37381PJC-45 | Fixed Point ALU |
| ZR37381PJC-65 | Fixed Point ALU |
| ZR37381GC-45 | Fast Recovery Rectifier Diodes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZR36710 | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:Vaddis III⑩ INTEGRATED DVD DECODER |
| ZR36730 | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:INTEGRATED DVD DECODER |
| ZR36750 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Vaddis 5 (ZR36750) Product Brief |
| ZR36750BGCG-V | 制造商:ZORAN 制造商全稱:ZORAN 功能描述:DVD Recorder Multimedia Processor |
| ZR36762PQCG | 制造商:ZORAN 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。