參數資料
型號： XRT82L38
廠商： Exar Corporation
英文描述： Octal E1/T1/J1 Line Transceiver with Clock Recovery and Jitter Attenuator(八 T1/E1/J1線收發(fā)器（帶時鐘恢復和振蕩衰減器）)
中文描述： 八進制E1/T1/J1線收發(fā)器時鐘恢復和抖動衰減器（八的T1/E1/J1線收發(fā)器（帶時鐘恢復和振蕩衰減器））
文件頁數： 3/54頁
文件大?。?/td> 356K
代理商： XRT82L38
XRT82L38
OCTAL E1/T1/J1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
PRELIMINARY
REV. P1.0.4
I
TABLE OF CONTENTS
GENERAL DESCRIPTION .................................................................................................. 1
F
EATURES
................................................................................................................................................... 1
A
PPLICATIONS
.............................................................................................................................................. 1
Figure 1. Block Diagram of the XRT82L38 ............................................................................................ 1
Figure 2. Pin Out of the XRT82L38 ........................................................................................................ 2
ORDERING INFORMATION ............................................................................................... 2
TABLE OF CONTENTS .................................................................................................................................... I
PIN DESCRIPTIONS ........................................................................................................... 3
SYSTEM-FUNCTIONAL DESCRIPTION .......................................................................... 15
R
ECEIVER
.................................................................................................................................................. 15
J
ITTER
A
TTENUATOR
.................................................................................................................................. 15
HDB3/B8ZS D
ECODER
.............................................................................................................................. 15
R
ECEIVER
L
OSS
OF
S
IGNAL
(LOS) ............................................................................................................. 15
C
LOCK
SIGNALS
GENERATED
WHEN
LOS
IS
DECLARED
................................................................................ 15
D
ECLARING
AND
C
LEARING
LOS
IN
THE
DS1 M
ODE
. .................................................................................. 16
C
ONDITIONS
FOR
DECLARING
AND
CLEARING
LOS
IN
THE
E1 M
ODE
. ........................................................... 16
R
ECEIVE
D
ATA
M
UTING
.............................................................................................................................. 16
LOOP-BACK MODES .............................................................................................................................. 16
R
EMOTE
L
OOP
-
BACK
(RLOOP) .................................................................................................................. 16
D
IGITAL
L
OOP
-
BACK
(DLOOP) ................................................................................................................... 17
A
NALOG
L
OOP
-
BACK
(ALOOP) .................................................................................................................. 17
Figure 3. Remote Loop-Back with jitter attenuator selected in receive path .................................. 17
Figure 4. Remote Loop-Back with jitter attenuator selected in transmit path ................................ 17
Figure 5. Digital Local Loop-Back with option to transmit all “ones” to the line (JA selected and in
receive path) .......................................................................................................................... 18
................................................................................................................................................................. 18
................................................................................................................................................................. 18
Figure 6. Digital Local Loop-Back with option to transmit all “ones” to the line (JA selected and in
transmit path) ........................................................................................................................ 18
................................................................................................................................................................. 18
Figure 7. Analog Local Loop-Back signal flow jitter attenuator selected and in receive path ...... 18
................................................................................................................................................................. 19
Figure 8. Analog Local Loop-Back signal flow jitter attenuator selected and in transmit path .... 19
R
ESET
O
PERATION
.................................................................................................................................... 19
R
ECEIVER
M
ODES
OF
O
PERATION
.............................................................................................................. 19
R
ECEIVE
D
ATA
I
NVERT
M
ODE
..................................................................................................................... 19
Figure 9. Data changes on rising edge of Clk and Data is sampled on falling edge ...................... 19
Figure 10. Data changes on falling edge of Clk and is sampled on rising edge ............................. 19
T
RANSMIT
C
LOCK
S
AMPLING
E
DGE
............................................................................................................. 20
SINGLE
RAIL
, D
UAL
RAIL
.............................................................................................................................. 20
T
RANSMIT
A
LL
O
NES
(TAOS) .................................................................................................................... 20
HDB3/B8ZS/AMI E
NCODER
...................................................................................................................... 20
T
RANSMIT
P
ULSE
S
HAPER
.......................................................................................................................... 20
D
RIVER
M
ONITOR
....................................................................................................................................... 20
TRANSMIT
OFF
CONTROL
........................................................................................................................... 20
G.772 P
ROTECTED
M
ONITORING
................................................................................................................ 20
JTAG B
OUNDARY
S
CAN
............................................................................................................................. 21
Figure 11. Diagram of the Implementation of IEEE 1149.1 ............................................................... 21
T
ABLE
1: E
XAMPLES
OF
B8ZS E
NCODING
................................................................................................ 22
T
ABLE
2: T
RANSMIT
E
QUALIZER
C
ONTROL
................................................................................................ 22
I
NTERFACING
THE
XRT82L38
TO
THE
L
INE
................................................................................................. 22
Figure 12. XRT82L38 Channel 0 in an E1 unbalanced 75 W application ......................................... 23
相關PDF資料
PDF描述
XRT83D10 SINGLE CHANNEL DS1/CEPT LINE INTERFACE UNIT
XRT83D10IW SINGLE CHANNEL DS1/CEPT LINE INTERFACE UNIT
XRT83L314 14-CHANNEL T1/E1/J1 LONG-HAUL/SHORT-HAUL LINE INTERFACE UNIT
XRT83L314IB 14-CHANNEL T1/E1/J1 LONG-HAUL/SHORT-HAUL LINE INTERFACE UNIT
XRT83L34 QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
相關代理商/技術參數
參數描述
XRT83D10 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE CHANNEL DS1/CEPT LINE INTERFACE UNIT
XRT83D10ES 功能描述:外圍驅動器與原件 - PCI 1 CHT1/E1LIUSH RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT83D10IW 功能描述:外圍驅動器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT83D10IW-F 功能描述:外圍驅動器與原件 - PCI Single Ch; 3.3V-5V temp -45 to 85C RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT83D10IWTR 功能描述:外圍驅動器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*