參數(shù)資料
型號: XRT73L03BIV
廠商: Exar Corporation
文件頁數(shù): 44/61頁
文件大?。?/td> 0K
描述: IC LIU E3/DS3/STS-1 3CH 120LQFP
標準包裝: 72
類型: 線路接口裝置(LIU)
驅動器/接收器數(shù): 3/3
規(guī)程: DS3,E3,STS-1
電源電壓: 3.135 V ~ 3.465 V
安裝類型: 表面貼裝
封裝/外殼: 120-LQFP
供應商設備封裝: 120-LQFP(14x20)
包裝: 托盤
XRT73L03B
3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
REV. 1.0.1
47
4.0
DIAGNOSTIC FEATURES OF THE
XRT73L03B
The XRT73L03B supports equipment diagnostic ac-
tivities by supporting the following Loop-Back modes
within each channel.
Analog Local Loop-Back.
Digital Local Loop-Back
Remote Loop-Back
NOTE: In this data sheet we use the convention that Chan-
nel(n) refers to either channel 0, 1 or 2. Similarly, specific
input and output pins uses this convention to denote which
channel it is associated with.
4.1
THE ANALOG LOCAL LOOP-BACK MODE
When a given channel is configured to operate in the
Analog Local Loop-Back Mode, the channel ignores
any signals that are input to its RTIP_(n) and
RRing_(n) input pins. The Transmitting Terminal
Equipment transmits clock and data into this channel
via the TPData_(n), TNData_(n) and TxClk_(n) input
pins. This data is processed through the Transmit
Clock Duty Cycle Adjust PLL and the HDB3/B3ZS
Encoder. Finally, this data is output to the line via the
TTIP_(n) and TRing_(n) output pins. Additionally, this
data which is being output via the TTIP_(n) and
TRing_(n) output pins is also looped back into the At-
tenuator/Receive Equalizer Block. Consequently, this
data is processed through the entire Receive Section
of the channel. After this post-Loop-Back data has
been processed through the Receive Section it out-
puts to the Near-End Receiving Terminal Equipment
via the RPOS_(n), RNEG_(n) and RxClk_(n) output
pins.
Figure 33 illustrates the path that the data takes when
the channel is configured to operate in the Analog Lo-
cal Loop-Back Mode.
Configure a given channel to operate in the Analog
Local Loop-Back Mode by employing either one of
the following two steps
a. Operating in the HOST Mode
NOTE: See for a description of Command Registers and
Addresses for the different channels.
To configure Channel (n) to operate in the Analog Lo-
cal Loop-Back Mode, write a “1" into the LLB_(n) bit-
field and a "0" into the RLB_(n) bit-field within Com-
mand Register CR4.
FIGURE 33. A CHANNEL OPERATING IN THE ANALOG LOCAL LOOP-BACK MODE
AGC/
Equalizer
Peak
Detector
LOS Detector
Slicer
Clock
Recovery
Data
Recovery
Invert
Loop MUX
HDB3/
B3ZS
Decoder
LOSTHR_(n)
SDI
SDO
SClk
CS
REGR
RTIP_(n)
RRing_(n)
REQEN_(n)
RxClk_(n)
RPOS_(n)
RNEG_(n)
LCV_(n)
ENDECDIS
RLOS_(n)
LLB_(n)
RLB_(n)
TAOS_(n)
TPData_(n)
TNData_(n)
TxClk_(n)
Notes: 1. (n) = 0, 1 or 2 for respective Channels
2. Serial Processor Interface input pins are shared by the three Channels in HOST Mode and redefined in
Hardware Mode.
RLOL_(n) EXClk_(n)
Device
Monitor
MTIP_(n)
MRing_(n)
Transmit
Logic
Duty Cycle Adjust
TxLEV_(n)
TxOFF_(n)
DMO_(n)
TTIP_(n)
TRing_(n)
Pulse
Shaping
HDB3/
B3ZS
Encoder
Serial
Processor
Interface
Analog Local
Loop-Back Path
相關PDF資料
PDF描述
IDT72825LB15PF IC FIFO SYNC DL 1024X18 128TQFP
MS27472T12F35P CONN RCPT 22POS WALL MNT W/PINS
IDT72V3650L6PFG8 IC FIFO SS 2048X36 6NS 128-TQFP
MS3100A28-2P CONN RCPT 14POS WALL MNT W/PINS
MS27473E10F35SA CONN PLUG 13POS STRAIGHT W/SCKT
相關代理商/技術參數(shù)
參數(shù)描述
XRT73L03BIV-F 功能描述:外圍驅動器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT73L03IV 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL E3/DS3/STS-1 LINE INTERFCE UNIT
XRT73L03IVS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
XRT73L04A 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73L04AIV 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT