參數(shù)資料
型號: XE8807AMI026TLF
廠商: Semtech
文件頁數(shù): 136/143頁
文件大?。?/td> 0K
描述: IC MCU LOW PWR MTP FLASH 32-TQFP
標(biāo)準(zhǔn)包裝: 1
系列: XE880x
應(yīng)用: 感測機(jī)
核心處理器: Coolrisc816?
程序存儲器類型: 閃存(11 kB)
控制器系列: XE8000
RAM 容量: 512 x 8
接口: UART,USRT
輸入/輸出數(shù): 24
電源電壓: 2.4 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-TQFP
包裝: 標(biāo)準(zhǔn)包裝
供應(yīng)商設(shè)備封裝: 32-TQFP(7x7)
產(chǎn)品目錄頁面: 585 (CN2011-ZH PDF)
配用: XE8000MP-ND - PROG BOARD AND PROSTART2 CARD
其它名稱: XE8807AMI026DKR
Semtech 2006
www.semtech.com
14-12
XE8806A/XE8807A
If RfifEnCod in register RegRfifCmd2 is set to 1, the bit stream coming from the shift register is encoded first
before sending it to the RFIF3 pin. The type of protocol is selected using the RfifPCM[2:0] control word in the
register RegRfifCmd2. The selection control bits are given in Table 14-14.
NRZ
Bi-Phase/Manchester
PCM Codes
Level
Mark
Space
Level
Mark
Space
Miller
RfifPCM[2:0]
000
001
010
011
100
101
11X
Table 14-16: PCM code selection
When the bit RfifEnCod is modified while a transmission is active, the modification will take effect only when a new
byte is loaded from the FIFO into the shift register.
While the encoder is enabled, it is not possible to send a protocol violation as a start pattern. If a protocol violation
is used as a start sequence in the Manchester or Miller protocol, the following sequence should be used:
1) wait until the transmission FIFO is empty (which means the last byte of the preceding message is being
coded and sent),
2) clear RfifEnCod,
3) write the uncoded start pattern to the transmission FIFO
4) wait until the transmission FIFO is empty (which means the last byte of the uncoded start pattern is being
sent)
5) set RfifEnCod
6) write the message bytes to the FIFO
7) back to 1.
Beware that in the case a protocol violation is used as a start sequence in Manchester-level or Miller coding, the
used violation will depend on the value of the first bit of the message. As an example: if the Manchester level
coding is used and the first bit of the message is a 0 (encoded 01), the start sequence needs to be a series of 1’s.
If a series of 0’s would be used, the receiver would be unable to distinguish the leading 0 of the message from the
start sequence.
When the encoder is bypassed (RfifEnCod = 0), bits RfifPCM[2:0] still have an influence on the output bit stream :
when the NRZ coding is chosen, the bits are shifted out at the selected bit rate. If the Manchester or Miller codes
are selected however, the bits are shifted out at twice the data rate. This allows the use of two bits in the FIFO to
encode the bits by software.
14.9.4
Transmission synchronization clock
If required, a bit synchronization clock can be generated on the pin RFIF2 if the data is uncoded or if the NRZ
coding is used (bits RfifEnCod and RfifPCM[2:0] in RegRfifCmd2). To generate this clock, the bit RfifTxClock in
RegRfifCmd2 has to be set. The timing of the generated clock is shown in Figure 14-7.
相關(guān)PDF資料
PDF描述
XIO2200AGGW IC PCI-EXPRESS/BUS BRIDGE 176BGA
XIO2200AZGW IC PCI-EXPRESS/BUS BRIDGE 176BGA
XPC823ZT81B2T IC MPU POWERQUICC 81MHZ 256-PBGA
XPC8240RZU250E MCU HOST PROCESSOR 352-TBGA
XQ6SLX150T-3CSG484I IC FPGA SPARTAN-6Q 484-CSBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XE88LC01 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01MI000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01MI027 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01MI032 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01RI000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller