參數(shù)資料
型號: XE8807AMI026TLF
廠商: Semtech
文件頁數(shù): 121/143頁
文件大?。?/td> 0K
描述: IC MCU LOW PWR MTP FLASH 32-TQFP
標(biāo)準(zhǔn)包裝: 1
系列: XE880x
應(yīng)用: 感測機(jī)
核心處理器: Coolrisc816?
程序存儲器類型: 閃存(11 kB)
控制器系列: XE8000
RAM 容量: 512 x 8
接口: UART,USRT
輸入/輸出數(shù): 24
電源電壓: 2.4 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-TQFP
包裝: 標(biāo)準(zhǔn)包裝
供應(yīng)商設(shè)備封裝: 32-TQFP(7x7)
產(chǎn)品目錄頁面: 585 (CN2011-ZH PDF)
配用: XE8000MP-ND - PROG BOARD AND PROSTART2 CARD
其它名稱: XE8807AMI026DKR
Semtech 2006
www.semtech.com
13-3
XE8806A/XE8807A
Pos.
RegPDIn
Rw
Reset
Description
7:0
PDIn[7:0]
r
-
pad PD[7:0] input value
Table 13-2: RegPDIn
Pos.
RegPDOut
Rw
Reset
Description
7:0
PDOut[7:0]
r w
0 nresetpconf
pad PD[7:0] output value
Table 13-3: RegPDOut
Pos.
RegPDDir
Rw
Reset
Description
7:0
PDDir[7:0]
r w
0 nresetpconf
pad PD[7:0] direction
(0=input)
Table 13-4: RegPDDir
Pos.
RegPDPullup
Rw
Reset
Description
7
PDSnapToRail[3]
r w
1 nresetpconf
snap-to-rail for pad PD[7]
and PD[6] (1=active)
6
PDSnapToRail[2]
r w
1 nresetpconf
snap-to-rail for pad PD[5]
and PD[4] (1=active)
5
PDSnapToRail[1]
r w
1 nresetpconf
snap-to-rail for pad PD[3]
and PD[2] (1=active)
4
PDSnapToRail[0]
r w
1 nresetpconf
snap-to-rail for pad PD[1]
and PD[0] (1=active)
3
PDPullup[3]
r w
1 nresetpconf
pullup for pad PD[7] and
PD[6] (1=active)
2
PDPullup[2]
r w
1 nresetpconf
pullup for pad PD[5] and
PD[4] (1=active)
1
PDPullup[1]
r w
1 nresetpconf
pullup for pad PD[3] and
PD[2] (1=active)
0
PDPullup[0]
r w
1 nresetpconf
pullup for pad PD[1] and
PD[0] (1=active)
Table 13-5: RegPDPullup
13.4
Port D (PD) Operation
The direction of each pin of Port D (input or input/output) can be individually set by using the RegPDDir register. If
PDDir[x] = 1, the output buffer on the corresponding Port D pin is enabled. After reset, Port D is in input only mode
(PDDir[x] are reset to 0). The input buffer is always enabled independently from the RegPDDir contents.
Output data:
Data are stored in RegPDOut prior to output at Port D.
Input data:
The status of Port D is available in RegPDIn (read only). Reading is always direct - there is no digital debounce
function associated with Port D. In case of possible noise on input signals, a software debouncer or an external
filter must be realised.
Pull-up/Snap to Rail:
When configured as an input (PDDir[x]=0), pull-ups are available on every pin. The pull-up function of the pins is
controlled two by two by the PDPullup and PDSnapToRail bits in the register RegPDPullup. When a bit
相關(guān)PDF資料
PDF描述
XIO2200AGGW IC PCI-EXPRESS/BUS BRIDGE 176BGA
XIO2200AZGW IC PCI-EXPRESS/BUS BRIDGE 176BGA
XPC823ZT81B2T IC MPU POWERQUICC 81MHZ 256-PBGA
XPC8240RZU250E MCU HOST PROCESSOR 352-TBGA
XQ6SLX150T-3CSG484I IC FPGA SPARTAN-6Q 484-CSBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XE88LC01 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01MI000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01MI027 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01MI032 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller
XE88LC01RI000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensing Machine 16 + 10 bit Data Acquisition Ultra Low-Power Microcontroller