- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245698 > W25Q64BVZEIP (WINBOND ELECTRONICS CORP) 8M X 8 SPI BUS SERIAL EEPROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | W25Q64BVZEIP |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 8M X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| 封裝： | 8 X 6 MM, GREEN, WSON-8 |
| 文件頁數(shù)： | 25/61頁 |
| 文件大?。?/td> | 1726K |
| 代理商： | W25Q64BVZEIP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
W25Q64BV
Publication Release Date: July 08, 2010
- 31 -
Revision E
11.2.14 Octal Word Read Quad I/O (E3h)
The Octal Word Read Quad I/O (E3h) instruction is similar to the Fast Read Quad I/O (EBh) instruction
except that the lower four Address bits (A0, A1, A2, A3) must equal 0. As a result, the four dummy clocks
are not required, which further reduces the instruction overhead allowing even faster random access for
code execution (XIP). The Quad Enable bit (QE) of Status Register-2 must be set to enable the Octal
Word Read Quad I/O Instruction. To ensure optimum performance the High Performance Mode
(HPM)instruction (A3h) must be executed once, prior to the Octal Word Read Quad I/O Instruction.
Octal Word Read Quad I/O with “Continuous Read Mode”
The Octal Word Read Quad I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in figure 14a. The
upper nibble of the (M7-4) controls the length of the next Octal Word Read Quad I/O instruction through
the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t
care (“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out
clock.
If the “Continuous Read Mode” bits (M7-0) equals “Ax” hex, then the next Octal Word Read Quad I/O
instruction (after /CS is raised and then lowered) does not require the E3h instruction code, as shown in
figure 14b. This reduces the instruction sequence by eight clocks and allows the Read address to be
immediately entered after /CS is asserted low. If the “Continuous Read Mode” bits (M7-0) are any value
other than “Ax” hex, the next instruction (after /CS is raised and then lowered) requires the first byte
instruction code, thus returning to normal operation. A “Continuous Read Mode” Reset instruction can be
used to reset (M7-0) before issuing normal instructions (See 11.2.29 for detailed descriptions).
Figure 14a. Octal Word Read Quad I/O Instruction Sequence (M7-0 = 0xh or NOT Axh)
Instruction (E3h)
Byte 1
Byte 2
Byte 3
40
4
0
40
51
5
1
51
62
6
2
62
73
3
73
40
51
62
73
Byte 4
Instruction (E3h)
Byte 1
Byte 2
Byte 3
40
4
0
40
51
5
1
51
62
6
2
62
73
7
3
73
40
51
62
73
Byte 4
相關PDF資料 |
PDF描述 |
|---|---|
| W3DG634V7D2 | 4M X 64 SYNCHRONOUS DRAM MODULE, DMA168 |
| WPF512K8C70TFI5 | 512K X 8 FLASH 5V PROM, 70 ns, PDSO32 |
| WPF512K8C90TRM5 | 512K X 8 FLASH 5V PROM, 90 ns, PDSO32 |
| WS512K32F-35H2C | 2M X 8 MULTI DEVICE SRAM MODULE, 35 ns, CHMA66 |
| WS512K32F-45G2TC | 2M X 8 MULTI DEVICE SRAM MODULE, 45 ns, CQMA68 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| W25Q64CV | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q64CVDAAG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q64CVDAAP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q64CVDAIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q64CVDAIP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
發(fā)布緊急采購，3分鐘左右您將得到回復。