
8
User’s Manual U14046EJ3V0UD
Major Revisions in This Edition (2/3)
Page
Description
p.220
Modification of Figures 9-1 Block Diagram of 8-Bit Timer/Event Counter 50 and 9-2 Block Diagram of 8-
Bit Timer/Event Counter 51
pp.224, 225
Deletion of Caution in Figures 9-5 Format of 8-Bit Timer Mode Control Register 50 (TMC50) and 9-6 Format
of 8-Bit Timer Mode Control Register 51 (TMC51)
p.231
Addition of [Setting] in 9.4.2 External event counter operation
p.232
Addition of description of frequency to [Setting] in 9.4.3 Square-wave output (8-bit resolution) operation
p.233
Addition of description of cycle and duty ratio to [Setting] in 9.4.4 8-bit PWM output operation
p.238
Addition of 9.5 Program List
p.200 in 2nd
Deletion of 9.5 (2) Operation after compare register change during timer count operation in 2nd edition
edition
p.208 in 2nd
Deletion of oscillation stabilization time select register (OSTS) from 11.3 Registers to Control Watchdog
edition
Timer in 2nd edition
p.252
Modification of Figure 12-1 Block Diagram of Clock Output/Buzzer Output Controller
pp.259, 260
Modification of description in 13.2 (3) Sample & hold circuit, (4) Voltage comparator, and addition of (10)
ADTRG pin
p.266
Addition of Table 13-2 Sampling Time and A/D Conversion Start Delay Time of A/D Converter
pp.277, 278
Deletion of 13.6 (4) Noise countermeasures (contents of deletion are added to Figure 13-18 Example of
Connecting Capacitor to AVREF Pin and Figure 13-20 Example of Connection If Signal Source Impedance
Is High), and addition of (14) Input impedance of ANI0 to ANI7 pins
p.278
Modification of Table 13-3 Resistances and Capacitances of Equivalent Circuit (Reference Values)
p.281
Addition of Figure 14-2 Format of A/D Conversion Result Register 0 (ADCR0)
pp.281, 282
Modification of description in 14.2 (3) Sample & hold circuit, (4) Voltage comparator, and addition of (10)
ADTRG pin
p.288
Addition of Table 14-2 Sampling Time and A/D Conversion Start Delay Time of A/D Converter
pp.298, 299
Deletion of 14.6 (4) Noise countermeasures (contents of deletion are added to Figure 14-19 Example of
Connecting Capacitor to AVREF Pin and Figure 14-21 Example of Connection If Signal Source Impedance
Is High), and addition of (14) Input impedance of ANI0 to ANI7 pins
p.299
Modification of Table 14-3 Resistances and Capacitances of Equivalent Circuit (Reference Values)
p.302
Modification of Figure 16-1 Block Diagram of Serial Interface UART0
p.304
Move of description of asynchronous serial interface status register 0 (ASIS0) in 16.3 Registers to Control
Serial Interface UART0 to 16.2 Configuration of Serial Interface UART0
p.315
Addition of Caution in Figure 16-7 Error Tolerance (When k = 0 ), Including Sampling Errors
p.319
Modification of Caution in Figure 16-10 Timing of Asynchronous Serial Interface Receive Completion
Interrupt Request
pp.321, 326
Addition of (1) Registers to be used and (3) Relationship between main system clock and baud rate in
16.4.3 Infrared data transfer mode
p.328
Addition of Table 16-6 Register Settings
p.329
Modification of Figure 17-1 Block Diagram of Serial Interface SIO3n
pp.332, 333
Addition of Note 3 and Caution in Figures 17-2 Format of Serial Operation Mode Register 30 (CSIM30)
and 17-3 Format of Serial Operation Mode Register 31 (CSIM31)
p.339
Addition of Table 17-2 Register Settings
p.341
Modification of Figure 18-1 Block Diagram of Serial Interface IIC0