
24
User’s Manual U14046EJ3V0UD
LIST OF FIGURES (2/8)
Figure No.
Title
Page
6-15
Block Diagram of P35 (
PD780024AY, 780034AY Subseries) ............................................................ 153
6-16
Block Diagram of P40 to P47 ...............................................................................................................
154
6-17
Block Diagram of Falling Edge Detector ..............................................................................................
155
6-18
Block Diagram of P50 to P57 ...............................................................................................................
155
6-19
Block Diagram of P64, P65, and P67 ..................................................................................................
156
6-20
Block Diagram of P66 ..........................................................................................................................
157
6-21
Block Diagram of P70, P72, and P73 ..................................................................................................
158
6-22
Block Diagram of P71 ..........................................................................................................................
159
6-23
Block Diagram of P74 and P75 ............................................................................................................
160
6-24
Format of Port Mode Register (PM0, PM2 to PM7) .............................................................................
162
6-25
Format of Pull-Up Resistor Option Register (PU0, PU2 to PU7) .........................................................
166
7-1
Block Diagram of Clock Generator ......................................................................................................
170
7-2
Format of Processor Clock Control Register (PCC) ............................................................................
172
7-3
Format of Oscillation Stabilization Time Select Register (OSTS) ........................................................
174
7-4
External Circuit of Main System Clock Oscillator .................................................................................
175
7-5
External Circuit of Subsystem Clock Oscillator ....................................................................................
176
7-6
Examples of Incorrect Oscillator Connection .......................................................................................
177
7-7
Subsystem Clock Feedback Resistor ..................................................................................................
179
7-8
Main System Clock Stop Function .......................................................................................................
181
7-9
System Clock and CPU Clock Switching .............................................................................................
183
8-1
Block Diagram of 16-Bit Timer/Event Counter 0 ..................................................................................
185
8-2
Format of 16-Bit Timer Mode Control Register 0 (TMC0) ....................................................................
189
8-3
Format of Capture/Compare Control Register 0 (CRC0) .....................................................................
190
8-4
Format of 16-Bit Timer Output Control Register 0 (TOC0) ..................................................................
191
8-5
Format of Prescaler Mode Register 0 (PRM0) ....................................................................................
192
8-6
Format of Port Mode Register 7 (PM7) ................................................................................................
193
8-7
Control Register Settings for Interval Timer Operation ........................................................................
194
8-8
Interval Timer Configuration Diagram ..................................................................................................
195
8-9
Timing of Interval Timer Operation .......................................................................................................
195
8-10
Timing After Change of Compare Register During Timer Count Operation .........................................
196
8-11
Control Register Settings in External Event Counter Mode .................................................................
197
8-12
External Event Counter Configuration Diagram ...................................................................................
198
8-13
External Event Counter Operation Timing (with Rising Edge Specified) .............................................
198
8-14
Control Register Settings for Pulse Width Measurement with Free-Running Counter
and One Capture Register ...................................................................................................................
199
8-15
Configuration Diagram for Pulse Width Measurement with Free-Running Counter ............................
200
8-16
Timing of Pulse Width Measurement Operation with Free-Running Counter
and One Capture Register (with Both Edges Specified) ......................................................................
200
8-17
Control Register Settings for Measurement of Two Pulse Widths with Free-Running Counter ...........
201