
32
User’s Manual U14046EJ3V0UD
LIST OF TABLES (2/3)
Table No.
Title
Page
11-1
Watchdog Timer Configuration ............................................................................................................
248
11-2
Watchdog Timer Loop Detection Time .................................................................................................
250
11-3
Interval Timer Interval Time .................................................................................................................
251
12-1
Configuration of Clock Output/Buzzer Output Controller .....................................................................
253
13-1
A/D Converter Configuration ................................................................................................................
259
13-2
Sampling Time and A/D Conversion Start Delay Time of A/D Converter .............................................
266
13-3
Resistances and Capacitances of Equivalent Circuit (Reference Values) ...........................................
278
14-1
A/D Converter Configuration ................................................................................................................
281
14-2
Sampling Time and A/D Conversion Start Delay Time of A/D Converter .............................................
288
14-3
Resistances and Capacitances of Equivalent Circuit (Reference Values) ...........................................
299
15-1
Differences Between
PD780024A, 780034A Subseries and
PD780024AY, 780034AY Subseries .................................................................................................. 300
16-1
Configuration of Serial Interface UART0 ..............................................................................................
303
16-2
Relationship Between Main System Clock and Baud Rate Error ........................................................
314
16-3
Causes of Receive Errors ....................................................................................................................
320
16-4
Relationship Between Main System Clock and Baud Rate .................................................................
326
16-5
Bit Rate and Pulse Width Values .........................................................................................................
326
16-6
Register Settings .................................................................................................................................
328
17-1
Configuration of Serial Interface SIO3n ...............................................................................................
330
17-2
Register Settings .................................................................................................................................
339
18-1
Configuration of Serial Interface IIC0 ...................................................................................................
343
18-2
INTIIC0 Timing and Wait Control .........................................................................................................
362
18-3
Extension Code Bit Definitions ............................................................................................................
363
18-4
Status During Arbitration and Interrupt Request Generation Timing ....................................................
365
18-5
Wait Periods .........................................................................................................................................
366
19-1
Interrupt Source List ............................................................................................................................
403
19-2
Flags Corresponding to Interrupt Request Sources ............................................................................
406
19-3
Times from Generation of Maskable Interrupt Until Servicing .............................................................
415
19-4
Interrupt Requests Enabled for Nesting During Interrupt Servicing .....................................................
418
20-1
Pin Functions in External Memory Expansion Mode ...........................................................................
422
20-2
State of Port 4 to 6 Pins in External Memory Expansion Mode ...........................................................
422