參數(shù)資料
型號: UPD70F3025AGC-33-8EU-A
廠商: Renesas Electronics America
文件頁數(shù): 38/49頁
文件大?。?/td> 0K
描述: MCU 32BIT 256K FLASH 100LQFP
標(biāo)準(zhǔn)包裝: 50
系列: V853
核心處理器: V850ES
芯體尺寸: 32-位
速度: 33MHz
連通性: CSI,EBI/EMI,UART/USART
外圍設(shè)備: PWM
輸入/輸出數(shù): 67
程序存儲器容量: 256KB(256K x 8)
程序存儲器類型: 閃存
RAM 容量: 8K x 8
電壓 - 電源 (Vcc/Vdd): 4.5 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b,D/A 2x8b
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 100-LQFP
包裝: 托盤
PIC24F16KL402 FAMILY
DS31037B-page 43
2011 Microchip Technology Inc.
4.2.5
SOFTWARE STACK
In addition to its use as a working register, the W15
register in PIC24F devices is also used as a Software
Stack Pointer. The pointer always points to the first
available free word and grows from lower to higher
addresses. It predecrements for stack pops and
post-increments for stack pushes, as shown in
Note that for a PC push during any CALL instruction,
the MSB of the PC is zero-extended before the push,
ensuring that the MSB is always clear.
The Stack Pointer Limit Value (SPLIM) register,
associated with the Stack Pointer, sets an upper
address boundary for the stack. SPLIM is uninitialized
at Reset. As is the case for the Stack Pointer,
SPLIM<0> is forced to ‘0’ as all stack operations must
be word-aligned. Whenever an EA is generated, using
W15 as a source or destination pointer, the resulting
address is compared with the value in SPLIM. If the
contents of the Stack Pointer (W15) and the SPLIM
register are equal, and a push operation is performed,
a stack error trap will not occur. The stack error trap will
occur on a subsequent push operation.
Thus, for example, if it is desirable to cause a stack
error trap when the stack grows beyond address,
0DF6, in RAM, initialize the SPLIM with the value,
0DF4.
Similarly, a Stack Pointer underflow (stack error) trap is
generated when the Stack Pointer address is found to
be less than 0800h. This prevents the stack from
interfering with the Special Function Register (SFR)
space.
FIGURE 4-4:
CALL
STACK FRAME
4.3
Interfacing Program and Data
Memory Spaces
The PIC24F architecture uses a 24-bit wide program
space and 16-bit wide data space. The architecture is
also a modified Harvard scheme, meaning that data
can also be present in the program space. To use this
data successfully, it must be accessed in a way that
preserves the alignment of information in both spaces.
Apart from the normal execution, the PIC24F
architecture provides two methods by which the
program space can be accessed during operation:
Using table instructions to access individual bytes
or words anywhere in the program space
Remapping a portion of the program space into
the data space, PSV
Table instructions allow an application to read or write
small areas of the program memory. This makes the
method ideal for accessing data tables that need to be
updated from time to time. It also allows access to all
bytes of the program word. The remapping method
allows an application to access a large block of data on
a read-only basis, which is ideal for look-ups from a
large table of static data. It can only access the least
significant word (lsw) of the program word.
4.3.1
ADDRESSING PROGRAM SPACE
Since the address ranges for the data and program
spaces are 16 and 24 bits, respectively, a method is
needed to create a 23-bit or 24-bit program address
from 16-bit data registers. The solution depends on the
interface method to be used.
For table operations, the 8-bit Table Memory Page
Address register (TBLPAG) is used to define a 32K word
region within the program space. This is concatenated
with a 16-bit EA to arrive at a full 24-bit program space
address. In this format, the Most Significant bit (MSb) of
TBLPAG is used to determine if the operation occurs in
the user memory (TBLPAG<7> = 0) or the configuration
memory (TBLPAG<7> = 1).
For remapping operations, the 8-bit Program Space
Visibility Page Address register (PSVPAG) is used to
define a 16K word page in the program space. When
the MSb of the EA is ‘1’, PSVPAG is concatenated with
the lower 15 bits of the EA to form a 23-bit program
space address. Unlike the table operations, this limits
remapping operations strictly to the user memory area.
Table 4-20 and Figure 4-5 show how the program EA is
created for table operations and remapping accesses
from the data EA. Here, P<23:0> bits refer to a program
space word, whereas the D<15:0> bits refer to a data
space word.
Note:
A PC push during exception processing
will concatenate the SRL register to the
MSB of the PC prior to the push.
Note:
A write to the SPLIM register should not
be immediately followed by an indirect
read operation using W15.
<Free Word>
PC<15:0>
000000000
0
15
W15 (before CALL)
W15 (after CALL)
S
ta
ck
Gr
ows
To
war
ds
H
igh
er
A
ddr
es
s
0000h
PC<22:16>
POP
: [--W15]
PUSH : [W15++]
相關(guān)PDF資料
PDF描述
UPD70F3201YGC-YEU-A MCU 32BIT I2C 100TQFP
UPD70F3452GC-UBT-A MCU 32BIT 256KB FLASH 80LQFP
UPD70F3714GC-8BS-A MCU 32BIT V850ES/LX2 64-LQFP
UPD70F3757GJ-GAE-AX MCU 32BIT V850ES/HX3 144-LQFP
UPD720101GJ-UEN-A HOST CTLR USB 2.0 144-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD70F3030B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:V850 Series Pamphlet | Pamphlet[02/2002]
UPD70F3030BY 制造商:未知廠家 制造商全稱:未知廠家 功能描述:V850/SB1(TM).V850/SB2(TM) for Hardware | UM Including Electrical Characteristics[02/2003]
UPD70F3032A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:The RISC power shapes your imagination Pamphlet | Pamphlet[05/2002]
UPD70F3032AY 制造商:未知廠家 制造商全稱:未知廠家 功能描述:V850 Family(TM) for Architecture | User's Manual[03/2001]
UPD70F3032B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:V850 Series Pamphlet | Pamphlet[02/2002]