- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1971 > UPD70F3025AGC-33-8EU-A (Renesas Electronics America)MCU 32BIT 256K FLASH 100LQFP PDF資料下載
參數(shù)資料
| 型號： | UPD70F3025AGC-33-8EU-A |
| 廠商： | Renesas Electronics America |
| 文件頁數(shù)： | 28/49頁 |
| 文件大小： | 0K |
| 描述： | MCU 32BIT 256K FLASH 100LQFP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 系列： | V853 |
| 核心處理器： | V850ES |
| 芯體尺寸： | 32-位 |
| 速度： | 33MHz |
| 連通性： | CSI，EBI/EMI，UART/USART |
| 外圍設(shè)備： | PWM |
| 輸入/輸出數(shù)： | 67 |
| 程序存儲器容量： | 256KB（256K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 8K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x10b，D/A 2x8b |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 100-LQFP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
2011 Microchip Technology Inc.
DS31037B-page 34
PIC24F16KL402 FAMILY
4.2.2
DATA MEMORY ORGANIZATION
AND ALIGNMENT
To maintain backward compatibility with PIC devices
and improve data space memory usage efficiency, the
PIC24F instruction set supports both word and byte
operations. As a consequence of byte accessibility, all
Effective Address (EA) calculations are internally
scaled to step through word-aligned memory. For
example, the core recognizes that Post-Modified
Register Indirect Addressing mode [Ws++] will result in
a value of Ws + 1 for byte operations and Ws + 2 for
word operations.
Data byte reads will read the complete word, which
contains the byte, using the LSB of any EA to
determine which byte to select. The selected byte is
placed onto the LSB of the data path. That is, data
memory and the registers are organized as two
parallel, byte-wide entities with shared (word) address
decode, but separate write lines. Data byte writes only
write to the corresponding side of the array or register,
which matches the byte address.
All word accesses must be aligned to an even address.
Mis-aligned word data fetches are not supported, so
care must be taken when mixing byte and word
operations, or translating from 8-bit MCU code. If a
mis-aligned read or write is attempted, an address error
trap will be generated. If the error occurred on a read,
the instruction underway is completed; if it occurred on
a write, the instruction will be executed, but the write
will not occur. In either case, a trap is then executed,
allowing the system and/or user to examine the
machine state prior to execution of the address Fault.
All byte loads into any W register are loaded into the
LSB; the MSB is not modified.
A Sign-Extend (SE) instruction is provided to allow the
users to translate 8-bit signed data to 16-bit signed
values. Alternatively, for 16-bit unsigned data, users
can clear the MSB of any W register by executing a
Zero-Extend (ZE) instruction on the appropriate
address.
Although most instructions are capable of operating on
word or byte data sizes, it should be noted that some
instructions operate only on words.
4.2.3
NEAR DATA SPACE
The 8-Kbyte area between 0000h and 1FFFh is
referred to as the Near Data Space (NDS). Locations in
this space are directly addressable via a 13-bit abso-
lute address field within all memory direct instructions.
The remainder of the data space is addressable
indirectly. Additionally, the whole data space is
addressable using MOV instructions, which support
Memory Direct Addressing (MDA) with a 16-bit address
field. For PIC24F16KL402 family devices, the entire
implemented data memory lies in Near Data Space.
4.2.4
SFR SPACE
The first 2 Kbytes of the Near Data Space, from 0000h
to 07FFh, are primarily occupied with Special Function
Registers (SFRs). These are used by the PIC24F core
and peripheral modules for controlling the operation of
the device.
SFRs are distributed among the modules that they
control and are generally grouped together by the
module. Much of the SFR space contains unused
addresses; these are read as ‘0’. The SFR space,
where the SFRs are actually implemented, is provided
in Table 4-2. Each implemented area indicates a
32-byte region, where at least one address is
implemented as an SFR. A complete listing of
implemented SFRs, including their addresses, is
provided in Table 4-3 through Table 4-18.
TABLE 4-2:
IMPLEMENTED REGIONS OF SFR DATA SPACE
SFR Space Address
xx00
xx20
xx40
xx60
xx80
xxA0
xxC0
xxE0
000h
Core
ICN
Interrupts
—
100h
Timers
—TMR
—
CCP
—
200h
MSSP
UART
—
I/O
—
300h
A/D
—
400h
—
ANSEL
—
500h
—
600h
—CMP
—
700h
—
System
NVM/PMD
—
Legend:
— = No implemented SFRs in this block.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD70F3201YGC-YEU-A | MCU 32BIT I2C 100TQFP |
| UPD70F3452GC-UBT-A | MCU 32BIT 256KB FLASH 80LQFP |
| UPD70F3714GC-8BS-A | MCU 32BIT V850ES/LX2 64-LQFP |
| UPD70F3757GJ-GAE-AX | MCU 32BIT V850ES/HX3 144-LQFP |
| UPD720101GJ-UEN-A | HOST CTLR USB 2.0 144-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD70F3030B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:V850 Series Pamphlet | Pamphlet[02/2002] |
| UPD70F3030BY | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:V850/SB1(TM).V850/SB2(TM) for Hardware | UM Including Electrical Characteristics[02/2003] |
| UPD70F3032A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:The RISC power shapes your imagination Pamphlet | Pamphlet[05/2002] |
| UPD70F3032AY | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:V850 Family(TM) for Architecture | User＇s Manual[03/2001] |
| UPD70F3032B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:V850 Series Pamphlet | Pamphlet[02/2002] |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。