參數(shù)資料
型號: TMS418169P-80
廠商: Texas Instruments, Inc.
英文描述: 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS
中文描述: 1048576字由16位擴(kuò)充數(shù)據(jù)輸出高速DRAM等
文件頁數(shù): 52/67頁
文件大小: 1464K
代理商: TMS418169P-80
TMS55160, TMS55161, TMS55170, TMS55171
262144 BY 16-BIT MULTIPORT VIDEO RAMS
SMVS464
MARCH 1996
52
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
PARAMETER MEASUREMENT INFORMATION
td(CLGH)
RAS
CASx
A0
A8
WE
TRG
DSF
DQ0
DQ15
tw(RL)P
tw(RH)
td(RLCL)
tw(CL)
tw(CH)
td(CLRH)
td(CHRL)
td(RLCH)
th(RA)
th(RLCA)
th(CLCA)
tc(P)
td(CARH)
th(TRG)
tsu(WMR)
tsu(rd)
ta(G)
ta(R)
ta(CA)
ta(CP)
tdis(G)
tdis(RH)
Row
Column
Column
Data Out
ta(C)
Data In
td(DCL)
td(DGL)
tt
ta(CA)
th(RHrd)
td(RLCA)
tsu(RA)
tsu(TRG)
tsu(CA)
th(SFR)
tsu(SFR)
Data Out
th(CLQ)
td(CACH)
tdis(WL)
NOTE A: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write- and read-modify-write timing
specifications are not violated and the proper state of DSF is latched on the falling edge of RAS and CASx to select the desired write
mode (normal, block write, etc.).
Figure 43. Extended-Data-Output Read-Cycle Timing (TMS551x1)
相關(guān)PDF資料
PDF描述
TMS4500A-15NL DRAM Controller
TMS4500A-20FN DRAM Controller
TMS4500A-20N DRAM Controller
TMS4500A-20NL DRAM Controller
TMS4500A-25FN DRAM Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS4256 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES
TMS4256-10FM 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES
TMS4256-10FME 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES
TMS4256-10FML 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES
TMS4256-10FMS 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES