- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382643 > TMS418169P-80 (Texas Instruments, Inc.) 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS PDF資料下載
參數(shù)資料
| 型號： | TMS418169P-80 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS |
| 中文描述： | 1048576字由16位擴充數(shù)據(jù)輸出高速DRAM等 |
| 文件頁數(shù)： | 32/67頁 |
| 文件大?。?/td> | 1464K |
| 代理商： | TMS418169P-80 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
TMS55160, TMS55161, TMS55170, TMS55171
262144 BY 16-BIT MULTIPORT VIDEO RAMS
SMVS464
–
MARCH1996
32
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
split-register programmable stop point (continued)
Stop-point mode is not active until the CBRS cycle is initiated. The CBRS operation is performed by holding
CASx low, WE low, and DSF high on the falling edge of RAS. The falling edge of RAS also latches row addresses
A4
–
A7, which are used to define the SAM
’
s partition length. The other row-address inputs are don
’
t cares.
Stop-point mode should be initiated immediately after the power-up initialization (see Table 6).
Table 6. Programming Code for Stop-Point Mode
MAXIMUM
PARTITION
LENGTH
ADDRESS AT RAS IN CBRS CYCLE
NUMBER OF
PARTITIONS
STOP POINT LOCATIONS
STOP-POINT LOCATIONS
A8
A7
A6
A5
A4
A0
–
A3
16
X
L
L
L
L
X
16
15, 31, 47, 63, 79, 95, 111, 127, 143, 159, 175,
191, 207, 223, 239, 255
31, 63, 95, 127, 159, 191, 223, 255
32
X
L
L
L
H
X
8
64
X
L
L
H
H
X
4
63, 127, 191, 255
128
(default)
X
L
H
H
H
X
2
127, 255
In stop-point mode, the tap point loaded during the split-register-transfer read cycle determines in which SAM
partition the serial output begins and at which stop point the serial output stops coming from one half of SAM
and switches to the opposite half of SAM (see Figure 29).
255
128
0
127
RAS
Read XFER
Split
Read XFER
Split
Tap = H1
SC
191
Tap = L1
Tap = H2
L1
63
H2
Read XFER
Split
Tap = L2
255
L2
63
191
SAM High Half
SAM Low Half
H1
L1
H1
Read XFER
Full
L2
H2
Figure 29. Example of Split-Register Operation With Programmable Stop Points
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS4500A-15NL | DRAM Controller |
| TMS4500A-20FN | DRAM Controller |
| TMS4500A-20N | DRAM Controller |
| TMS4500A-20NL | DRAM Controller |
| TMS4500A-25FN | DRAM Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS4256 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES |
| TMS4256-10FM | 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES |
| TMS4256-10FME | 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES |
| TMS4256-10FML | 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES |
| TMS4256-10FMS | 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。