
TMS320F28335, TMS320F28334, TMS320F28332
Digital Signal Controllers (DSCs)
SPRS439B–JUNE 2007–REVISED OCTOBER 2007
4-18
GPIO MUX Block Diagram
.......................................................................................................
93
Qualification Using Sampling Window
..........................................................................................
98
External Interface Block Diagram
...............................................................................................
99
Typical 16-bit Data Bus XINTF Connections
..................................................................................
99
Typical 32-bit Data Bus XINTF Connections
.................................................................................
100
Example of F2833x Device Nomenclature
...................................................................................
102
Typical Operational Current Versus Frequency (F28335/F28334)
........................................................
112
Typical Operational Power Versus Frequency (F28335/F28334)
.........................................................
112
Emulator Connection Without Signal Buffering for the DSP
...............................................................
113
3.3-V Test Load Circuit
.........................................................................................................
114
Clock Timing
.....................................................................................................................
117
Power-on Reset
..................................................................................................................
118
Warm Reset
......................................................................................................................
119
Example of Effect of Writing Into PLLCR Register
..........................................................................
120
General-Purpose Output Timing
...............................................................................................
120
Sampling Mode
..................................................................................................................
121
General-Purpose Input Timing
.................................................................................................
122
IDLE Entry and Exit Timing
....................................................................................................
123
STANDBY Entry and Exit Timing Diagram
...................................................................................
124
HALT Wake-Up Using GPIOn
.................................................................................................
125
PWM Hi-Z Characteristics
......................................................................................................
126
ADCSOCAO or ADCSOCBO Timing
.........................................................................................
128
External Interrupt Timing
.......................................................................................................
128
SPI Master Mode External Timing (Clock Phase = 0)
......................................................................
131
SPI Master Mode External Timing (Clock Phase = 1)
......................................................................
133
SPI Slave Mode External Timing (Clock Phase = 0)
........................................................................
134
SPI Slave Mode External Timing (Clock Phase = 1)
........................................................................
135
Relationship Between XTIMCLK and SYSCLKOUT
........................................................................
138
Example Read Access
..........................................................................................................
140
Example Write Access
..........................................................................................................
141
Example Read With Synchronous XREADY Access
.......................................................................
143
Example Read With Asynchronous XREADY Access
......................................................................
144
Write With Synchronous XREADY Access
...................................................................................
146
Write With Asynchronous XREADY Access
.................................................................................
147
External Interface Hold Waveform
............................................................................................
148
XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK)
...................................................
149
ADC Power-Up Control Bit Timing
............................................................................................
151
ADC Analog Input Impedance Model
.........................................................................................
152
Sequential Sampling Mode (Single-Channel) Timing
.......................................................................
153
Simultaneous Sampling Mode Timing
........................................................................................
154
McBSP Receive Timing
.........................................................................................................
157
4-19
4-20
4-21
4-22
5-1
6-1
6-2
6-3
6-4
6-5
6-6
6-7
6-8
6-9
6-10
6-11
6-12
6-13
6-14
6-15
6-16
6-17
6-18
6-19
6-20
6-21
6-22
6-23
6-24
6-25
6-26
6-27
6-28
6-29
6-30
6-31
6-32
6-33
6-34
6-35
List of Figures
5