- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384004 > TLC320AD52C (Texas Instruments, Inc.) Sigma-Delta Analog Interface Circuits With Master-Slave Function(帶主從功能的∑△模擬接口電路,高分辨率信號(hào)轉(zhuǎn)換) PDF資料下載
參數(shù)資料
| 型號(hào)： | TLC320AD52C |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Sigma-Delta Analog Interface Circuits With Master-Slave Function(帶主從功能的∑△模擬接口電路,高分辨率信號(hào)轉(zhuǎn)換) |
| 中文描述： | sigma - delta模擬接口電路的主從功能（帶主從功能的Σ△模擬接口電路，高分辨率信號(hào)轉(zhuǎn)換） |
| 文件頁數(shù)： | 23/59頁 |
| 文件大?。?/td> | 306K |
| 代理商： | TLC320AD52C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
2–9
2.7.1
The frame sync is generated internally and goes low on the rising edge of SCLK and remains low during
a 16-bit data transfer. In addition to generating its own frame-sync signal, the master also outputs a frame
sync for each slave that is being used (see figures 2–8 and 2–9).
Frame Sync (FS) Function, Master Mode
FS
(see Note A)
DIN/DOUT
16 SCLKs
16 SCLKs
Primary
Secondary
Primary
128 SCLKs
256 SCLKs
SCLK
Primary
Primary
FS
(see Note B)
NOTES: A. Primary and secondary serial communication.
B. Primary serial communication, only.
Figure 2–8. Master Device Frame-Sync Signal With Primary and Secondary Communications
(No Slaves)
FS
(see Note A)
MP
128 SCLKs
256 SCLKs
SCLK
FS
(see Note B)
Delay is mShift Clock
(see Note C)
MP
SP
MS
SP
SS
MP
NOTE: MP: Master Primary (master device data is transferred in this period, DOUT of the slave device device is in high
impedance state).
SP: Slave Primary (slave device data is transferred in this period, DOUT of master device device is in high
impedance state).
MS: Master Secondary (master device control register information is transferred in this period, DOUT of the slave
device is in high impedance state).
SS: Slave Secondary(slave device control register information is transferred in this period, DOUT of the master
device is in high impedance state).
NOTES: A. Primary and secondary serial communications
B. Primary serial communication only
C. mis the value programmed into the FSD register (control register 3: D0–D5)
Figure 2–9. Master Device Frame-Sync Signal With Primary and Secondary Communications
(With 1 Slave Device)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC320AD55C | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口) |
| TLC320AD56(中文) | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口) |
| TLC320AD56C | Sigma-Delta Analog Interface Circuit |
| tlc320ad56c | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口電路) |
| TLC320AD57(中文) | Sigma-Delta Analog Interface Circuit(Sigma-Delta立體聲音頻ADC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD52CDW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD52CPT | 功能描述:IC ANALOG INTERFACE W/MS 48-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):- 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱:296-21257-2 |
| TLC320AD535 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C-I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。