
TCM4400E
GSM/DCS BASEBAND AND VOICE A/D
AND D/A RF INTERFACE CIRCUIT
SLWS082A – JULY 1999 – REVISED MARCH 2000
47
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
baseband uplink I and Q offset registers
The baseband uplink I and Q offset registers contain the offset values for the I and Q components, respectively,
as shown in Tables 9 and 10.
Table 9. Uplink I Offset Register
ááááááááááááááááááááááááááááááá
ááááááááááááááááááááááááááááááá
ááááááááááááááááááááá
áááááááááááááááááá
ULIOFF0 to ULIOFF1
: Integration bits during calibration (to minimize sensitivity to noise)
ááááááá
áááááááááááááá
1
áááááá
áááááááá
áááááááááááááááááááááááááááááá
1
ULIOFF2 to ULIOFF8
: Value of the offset on I channel
RESERVD
: Reserved bits for testing purposes
R/W
: A 1 indicates a read operation; a 0 indicates a write operation.
Table 10. Uplink Q Offset Register
ááááááááááááááááááááááááááááááá
áááááááááááááááááááááááááááá
áááááááááááááááááááá
ULQOFF0 to ULQOFF1: Integration bits during calibration (to minimize sensitivity to noise)
BULQOFF: BASEBAND UPLINK Q OFFSET REGISTER
áááááá
ááááááááá
ADDRESS: 4
R/W
RESERVD
ULQOFF8
ULQOFF7
ULQOFF6
ULQOFF5
ULQOFF4
ULQOFF3
ULQOFF2
ULQOFF1
ULQOFF0
0
0
1
0
0
1/0
ááááááááááááááááááááááááááá
ULQOFF2 to ULQOFF8: Value of the offset on Q channel
RESERVD
: Reserved bits for testing purposes
R/W
: A 1 indicates a read operation; a 0 indicates a write operation.
baseband uplink I and Q D/A conversion registers
The I and Q component values generated by the I and Q uplink D/A converter during the conversion of analog
data are written to and read from the uplink I and Q D/A converter registers as shown in Tables 11 and 12.
Table 11. Uplink I DAC Register
ááááááááááááááááááááááááááááááá
ááááááááááááááááááááááá
áááááá
ááááááááááááááááááááááááááááááá
RESERVD
ááááááááááááááááááááááááááá
0
RESERVD
RESERVD
RESERVD
RESERVD
RESERVD
RESERVD
RESERVD
RESERVD
RESERVD
0
<–VALUE AT RESET
0
1
1
0
1/0
R
0
R
R
0
R
0
R
R
0
R
0
R
R
0
R
0
0
0
RESERVD
: Reserved bits for testing purposes