- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384961 > TCM4400ETQFP (Texas Instruments, Inc.) GSM/DCS BASEBAND AND VOICE A/D AND D/A RF INTERFACE CIRCUIT PDF資料下載
參數(shù)資料
| 型號： | TCM4400ETQFP |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | GSM/DCS BASEBAND AND VOICE A/D AND D/A RF INTERFACE CIRCUIT |
| 中文描述： | 的GSM / DCS的基帶和語音的A / D和D / A射頻接口電路 |
| 文件頁數(shù)： | 43/64頁 |
| 文件大?。?/td> | 888K |
| 代理商： | TCM4400ETQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
TCM4400E
GSM/DCS BASEBAND AND VOICE A/D
AND D/A RF INTERFACE CIRCUIT
SLWS082A – JULY 1999 – REVISED MARCH 2000
43
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
DRR
RSR
16
DXR
XSR
16
16
16
Control
Logic
Control
Logic
Byte/Word
Counter
Byte/Word
Counter
Data Bus
Load
Load
Clear
Clock
Clear
Clock
BDR
BFSR BCLKR BCLKX BFSX
BDX
Figure 16. DSP Serial Digital Interface
timing interface
The timing interface performs accurate timing control of baseband uplink and downlink paths. The timing
interface is a parallel asynchronous port with four control signals, refer to Figure 17. The BDLON bit controls
power on the downlink path of the baseband codec; the BULON bit controls power on the uplink path of the
baseband codec, and the BCAL bit controls the calibration of the active parts of the baseband codec selected
by BULON or BDLON.
The BENA bit controls the transmission of the reception of burst depending on which part of the baseband codec
is selected by the signals BULON or BDLON. These asynchronous inputs are internally synchronized with the
uplink and downlink internal clocks and stored in timing register TR. The timing register, TR, is a 6-bit register
containing the bits defined in Table 3.
áááááááááááá
áááááááá
BIT5
BIT4
ULSEND
BIT3
ááááá
BIT2
DLCAL
BIT1
ááá
BIT0
áááááááááááá
TR bit signification
ULON:
If set to 1, this bit turns on the uplink path of the baseband codec; if cleared to 0, the uplink path
is in power-down mode.
When this bit is set to 1, the uplink offset autocalibration is active.
ULCAL:
ULSEND:
A transition from 0 to 1 of ULSEND initiates the emission of a burst. The burst information
data, burst length, and power level need to be loaded in the corresponding registers using the
serial interface.
If set at 1, this bit turns on the downlink path of the baseband codec; if cleared to 0, the
downlink path is in power-down mode.
DLON:
DLCAL:
When this bit is set at 1, the downlink offset autocalibration is active.
DLREC:
A transition from 0 to 1 of DLREC initiates the transmission of data from the baseband codec
to the DSP using the serial interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| tcm5003d | 1/4 Inch 330k Pixel Color Image Sensor(1/4英寸330k像素彩色圖象傳感器) |
| TCM5089 | TONE ENCODER |
| TCM5092 | TONE ENCOER |
| TCM5094 | TONE ENCOER |
| TCM50 | TONE ENCODER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TCM46T | 制造商:MINICIR 功能描述:New |
| TCM4910 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PCM U-LOW COMPANDING CODES |
| TCM4949VPA | 制造商:ON Semiconductor 功能描述: |
| TCM50 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TONE ENCODER |
| TCM5087 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TONE ENCODER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。