參數(shù)資料
型號: T7264
英文描述: T7264 U-Interface 2B1Q Transceiver
中文描述: T7264 U型接口2B1Q收發(fā)器
文件頁數(shù): 4/54頁
文件大?。?/td> 876K
代理商: T7264
4
Lucent Technologies Inc.
Data Sheet
April 1998
T7264 U-Interface 2B1Q Transceiver
Pin Information
(continued)
Table 2. Pin Descriptions
Pin
1
Symbol
DI
Type
I
Name/Function
K2 Transmit Data Input.
Serial data input passing transmit data across K2 in-
terface at 512 kbits/s. Latched on falling edge of C clock.
Master Timing Clock.
8 kHz clock input. In LT mode (MODE0 = 1), all clocks
except CKOUT in the 15.36 MHz and 7.68 MHz modes are locked to this input
clock. In the NT mode (MODE0 = 0), this input is not used.
512 kbits/s K2 Bit Clock Output.
Synchronized to F. Defines K2 bit period (ris-
ing edge to rising edge).
K2 Receive Data Output.
Serial data output passing receive data across K2 in-
terface at 512 kbits/s. Changes on the rising edge of C clock.
8 kHz Clock Output.
Defines K2 frame (rising edge to rising edge). In LT mode
(MODE0 = 1), this clock is locked to MTC at 0
°
phase shift with
±
65 ns of jitter
(for jitter-free MTC). In NT mode (MODE0 = 0), this clock is derived from the
U-interface signal.
+5 V Supply for Digital Circuits.
Internally connected together.
Reset (Active-Low).
Asynchronous Schmitt trigger input. This pin maintains
the transceiver in reset indefinitely without the need to access the K2 interface.
It must be held low for three consecutive F clock periods for active or idle mode
or 1.5 ms after power on. After power-on reset or idle mode reset, an additional
1.0 ms is required before the device is fully functional.
RESET
overrides all other
transceiver control signals, halts loop transmission, clears the transceiver adap-
tive filter coefficients, and resets the phase-locked loop. After a reset, the next
activation is a cold start. Unlike afrst (software reset via the K2 interface), when
this pin is held low, synchronization is lost between F and MTC (LT). After this
pin goes high, F and MTC regain synchronization. All output clocks remain func-
tional during reset.
Freeze Frequency Control (Active-Low).
Asynchronous input. Freeze the
clock frequency control (i.e., the internal state variables of the timing recovery
remain constant). This control is operative in both LT and NT modes. This pin is
latched on the rising edge of every RCLKEN.
Insertion Loss Test (Active-Low).
NT ONLY. When enabled, the transmitter
continuously transmits the sequence SN1. The receiver remains reset. The
transceiver performs a reset when this pin returns to its inactive state.
ILOSS
is
latched on the rising edge of F. Leave this pin unconnected or tied to V
DD
in LT
mode.
Mode 0 and 1.
Two-pin field selecting chip mode:
MODE0
Action
0
Configure for chip being used on the NT end of loop.
1
Configure for chip being used on the LT end of loop.
MODE1
Action
0
Disables autoreporting of nebe to febe.
1
Enables autoreporting of nebe to febe.
Ground Supply for Digital Circuits.
Internally connected together.
2
MTC
I
3
C
O
4
DO
O
5
F
O
6, 17
7
V
DDD
RESET
P
I
8
FFC
I
9
ILOSS
I
10, 11
MODE[0:1]
I
12, 22,
27, 44
GND
D
P
相關(guān)PDF資料
PDF描述
T7289A DS1 Line Interface(DS1 線接口)
T8207 Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件)
T8208 Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件)
TA1241ANG DEFLECTION PROCESSOR IC FOR TVs
TA1270BFG PAL / NTSC VIDEO CHROMA AND SYNC PROCESSING SYSTEM FOR PIP / POP / PAP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7264ML 制造商:Alcatel-Lucent 功能描述:DATACOM, DIGITAL SLIC, 44 Pin Plastic PLCC
T7264ML2 制造商:Alcatel-Lucent 功能描述:7264ML2
T7267 制造商:TE Connectivity 功能描述:
T7268 制造商:TE Connectivity 功能描述:
T727 制造商:USEM 功能描述:MOTOR VOLTAGE:208-230/460, HERTZ:50/60, 3-PHASE, 8.5-8.0/4.0A, RPM:3465, 1-SPEED, FR:182T, RIGID BASE, CLOSED MOTOR, REVERSE ROTATION, BALL BEARINGS, 1-1/8 X 2-7/8 FRAME : ALL OTHER HERTZ : 50/60 HERTZ HP OR WATTAGE : 3 HP PHASE : 3 PHASE ROTATION (ALL SE) : REV RPM : 3001 AND UP SPEEDS : 1 SPEED VOLTAGE : MULTI VOLT