- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45216 > SPAK302PV16VC (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | SPAK302PV16VC |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144 |
| 文件頁(yè)數(shù)： | 86/128頁(yè) |
| 文件大?。?/td> | 641K |
| 代理商： | SPAK302PV16VC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)當(dāng)前第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-21
— Guarantees minimum inter-frame gap (IFG) of 9.6
sec between CarrierSense
deasserted and next frame transmitted.
— Provides 8 byte PA + SFD
— Appends 32 bit JAM sequence (all 1’s) and start backoff timer upon collision
— Appends 32 bit CRC (if TC = 1) or bad CRC if aborting frame
— Defers to CarrierSense for 6
sec, then ignores CarrierSense for 3.6 sec during
InterFrameGap
— Collision Retry occurs under the 802.3 truncated binary exponential backoff
algorithm
— Detects a babbling transmission and generates BABT interrupt
— Aborts Frame transmission if Transmit FIFO underflow, ETHER_EN deassertion
during frame transmission, Collision Retry Limit exceeded, Late Collision or
Collision and DRTY = 1
Provides Transmit Frame Status
— Generates the DEF, HB, LC, RL, RC, UN and CSL status fields written into the end
of frame transmit buffer descriptor which provide status on the transmission of the
frame. The definition of these fields is based on the Layer Management section of
the 802.3 standard. These fields are valid after the heartbeat window following the
successful transmission of a frame or if the collision retry limit (16 attempts) is
exceeded. A “XmitStatusReady” signal is asserted to the transmit buffer descriptor
control logic when this status is available
All logic in the Ethernet Transmit block runs synchronously with the Ethernet TCLK provided
by an external Ethernet physical layer component(s).
NOTE
Deasserting ETHER_EN during frame transmission is NOT
recommended as ETHER_EN is used as a reset signal in the
Ethernet controller logic. The recommended procedure is to
assert the GTS bit to gracefully halt transmission. Once the GRA
interrupt is received indicating that transmission has completed,
then deassert ETHER_EN.
4.5.2 ETHERNET RECEIVE
The receive block consists of the following submodules:
Serial to Parallel Conversion
Receive Protocol Control
— Controls data path by stripping PA, SFD, and dribble bits
— Detects runt frames, and signals REJECT to the receive FIFO
— Detects giant frames, generates the BABR interrupt and discards the rest of frame
— Provides count to determine frame length (in bytes)
— Provides for interframe recovery if a minimum receive interframe gap of
approximately 2.4
sec is provided.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SPAK302FC25C | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| MC68EN360EM25 | 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240 |
| MC68EN360FE33 | RISC MICROCONTROLLER, CQFP240 |
| MC68360RC25 | RISC MICROCONTROLLER, CPGA241 |
| MC68EN360RC25 | RISC MICROCONTROLLER, CPGA241 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPAK56854FG120 | 制造商:Freescale Semiconductor 功能描述: |
| SPAK56857BU120 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor |
| SPAK56F803BU80 | 制造商:Freescale Semiconductor 功能描述: |
| SPAK56F805FV80 | 制造商:Freescale Semiconductor 功能描述: |
| SPAKDSP303AG100 | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。