參數(shù)資料
型號： SPAK302PV16VC
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝： 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144
文件頁數(shù)： 82/128頁
文件大?。?/td> 641K
代理商： SPAK302PV16VC
ETHERNET Controller
4-18
MC68EN302 REFERENCE MANUAL
MOTOROLA
CSL—Carrier Sense Lost, written by Ethernet controller (only valid if L = 1).
Carrier sense dropped out or was never asserted during a collision free frame transmission.
Data Length, written by user.
Data length is the number of octets the Ethernet controller should transmit from this BD’s
data buffer. It is never modified by the Ethernet controller. The value of this field must be
greater than zero.
Tx Buffer Pointer, written by user.
The transmit buffer pointer containing the address of the associated data buffer, may be
even or odd. The buffer must reside in memory external to the MC68EN302. This value is
never modified by the Ethernet controller.
4.3 DMA AND BUFFER DESCRIPTOR LOGIC
The DMA and buffer descriptor modules transfer data between external memory and the TX/
RX FIFOs.
4.3.1 BUFFER DESCRIPTOR LOGIC
Buffer descriptors are stored in the on-chip dual-port RAM. The RAM is sufficient to store
128 buffer descriptors of 4 sixteen-bit-words. The features of the BD circuitry are as follows:
Flexible Buffer Descriptor allocation between transmit and receive;
Multiple buffers per frame
Transmit buffers may start on any byte boundary, Receive buffers must start on even
byte boundaries.
Maximum Receive Buffer size is user controllable;
The Buffer Descriptor space is divided between transmit and receive in various
configurations depending on the value of BDSIZE in the EDMA register. Table 4-2 shows
the starting and ending addresses (offset from MOBA) in the BD RAM for the four options.
The Maximum Receive Buffer Length field (MRBL) in the EMRBLR register determines the
default length of all receive buffers besides the last buffer of a frame (the last buffer is usually
shorter in length than the preceding buffers).
On the transmit side, the MC68EN302 may have up to two separate frames with open
buffers at a specific point in time. While the first frame completes the transmit process, DMA
Table 4-2. BD RAM Address Ranges
BDSIZE
TRANSMIT BUFFER
DESCRIPTOR RANGE
RECEIVE BUFFER
DESCRIPTOR RANGE
NUMBER OF TRANSMIT
BUFFERS
NUMBER OF RECEIVE
BUFFERS
$00
$C00 - $C3F
$C40 - $FFF
8
120
$01
$C00 - $C7F
$C80 - $FFF
16
112
$10
$C00 - $CFF
$D00 - $FFF
32
96
$11
$C00 - $DFF
$E00 - $FFF
64
相關(guān)PDF資料
PDF描述
SPAK302FC25C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
MC68360RC25 RISC MICROCONTROLLER, CPGA241
MC68EN360RC25 RISC MICROCONTROLLER, CPGA241
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAK56854FG120 制造商:Freescale Semiconductor 功能描述:
SPAK56857BU120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor
SPAK56F803BU80 制造商:Freescale Semiconductor 功能描述:
SPAK56F805FV80 制造商:Freescale Semiconductor 功能描述:
SPAKDSP303AG100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*