- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45216 > SPAK302PV16VC (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | SPAK302PV16VC |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144 |
| 文件頁數(shù)： | 44/128頁 |
| 文件大?。?/td> | 641K |
| 代理商： | SPAK302PV16VC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
MC68EN302 Module Bus Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
2-5
During reset, CS1, CS2 and CS3 are disabled via the EN bit in the BR1, BR2 and BR3
registers.
Note that when in disable CPU mode, the CS0 function is replaced by IOUT2.
Bits 15–8—Reserved. Should be written to zero by the host processor. These bits are
always read as zero.
CSPE—Chip Select Parity Enable. This bit enables parity checking and generation when
the corresponding Chip Select is generated. Unless the corresponding chip select is set to
8-bit operation, parity is generated and checked on both bytes.
Bits 6–5—Reserved. Should be written to zero by the host processor. This bit is always read
as zero.
FCE—Fast Cycle Enable. This bit enables fast mode operation. When using fast cycles, CS
and AS are not negated between 8 bits of a 16 bit transfer, allowing a 16-bit transfer to occur
on an 8-bit bus in 5 clocks rather than 6.
DT2–DT0—DTACK. These bits are used to determine whether DTACK is generated
internally with a programmable number of wait states or externally by the peripheral. When
done internally, the MC68EN302 provides the option of allowing 16-bit accesses to take
place in two-three clock external 8-bit accesses. The 68000 only sees a single six clock
access internally during this mode of operation. This functionality is also referred to as
‘minus one wait state option.’ Note that an 8-bit operand access requires a 4 clock bus cycle.
Table 2-4 shows how the bits are encoded.
EN8—Enable 8-bit chip select. When set to a one, the 8-bit chip select operation is enabled.
If the system is booted from an 8-bit memory, the system must drive the BUSW pin low
during system reset which sets the EN8 bit for all four CSER registers. This assures that the
device is able to access 8-bit memories as well as 16-bit memories. In 8-bit mode bits D15–
D8 of the data bus are used.
15
14
13
12
11
10
9876543210
00000000
CSPE
0
FCE
DT2
DT1
DT0
EN8
Table 2-4. DT Bit Encoding
DT BIT ENCODING
WAIT STATES
000
-1
001
0
010
1
011
2
100
3
101
4
110
5
111
No DTACK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SPAK302FC25C | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| MC68EN360EM25 | 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240 |
| MC68EN360FE33 | RISC MICROCONTROLLER, CQFP240 |
| MC68360RC25 | RISC MICROCONTROLLER, CPGA241 |
| MC68EN360RC25 | RISC MICROCONTROLLER, CPGA241 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPAK56854FG120 | 制造商:Freescale Semiconductor 功能描述: |
| SPAK56857BU120 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor |
| SPAK56F803BU80 | 制造商:Freescale Semiconductor 功能描述: |
| SPAK56F805FV80 | 制造商:Freescale Semiconductor 功能描述: |
| SPAKDSP303AG100 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。