- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45216 > SPAK302PV16VC (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | SPAK302PV16VC |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144 |
| 文件頁數(shù)： | 50/128頁 |
| 文件大?。?/td> | 641K |
| 代理商： | SPAK302PV16VC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
MC68EN302 Module Bus Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
2-11
Byte (BB) bit is provided in the MBC register. This bit reflects the state of A0 during the last
bus error caused by an access to a byte peripheral.
2.9.3 Retry Handling
In most cases, an MC68EN302 retry is identical to 302 retry operation. If however, a retry
occurs during the second bus cycle of a word access to an 8-bit port, the retry signal is
passed to the initiating master. This causes both of the cycles to be retried, instead of just
the second cycle.
2.10 PARITY LOGIC
The MC68EN302 provides parity support to generate, check, and report parity and parity
errors.
2.10.1 Parity Generation
The MC68EN302 provides the option of generating and checking parity for the 4 chip selects
and the 2 DRAM banks. In the case of a write, parity is generated with one bit of parity per
byte of data. The parity is output on the parity pins and delayed from other data by the
propagation delay through the parity generator.
2.10.2 Parity Checking
Parity checking is performed on read accesses. If the 8-bit option of the Chip Select logic is
used, parity is checked on only the upper 8-bits. In all other options, parity is checked on
both bytes.
2.10.3 Parity Error Reporting
Parity error reporting is accomplished via three mechanisms.
Parity Error Pin
This pin is asserted when a parity error is detected. Parity error detection does not occur
with enough time to generate a bus error on the affected cycle. The parity error pin may be
used with external circuitry to facilitate parity error handling. This pin is not negated until all
the parity error register bits are cleared.
Parity Error Status Bits
There are 6 PCSR register bits dedicated to providing status on parity errors, corresponding
to the 2 DRAM banks and the 4 Chip Selects. If a parity error is detected, the bit that
corresponds to the module that generated the error is set. These bits are reset to zero and
are cleared by writing a one.
Parity Error Interrupt
The PIE bit in the PCSR register is provided to allow the option of generating a level 5 (or 3)
interrupt in the event that a parity error is generated. If this option is selected, the interrupt
is driven after the error is detected until the Parity Error Status Bits are cleared.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SPAK302FC25C | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| MC68EN360EM25 | 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240 |
| MC68EN360FE33 | RISC MICROCONTROLLER, CQFP240 |
| MC68360RC25 | RISC MICROCONTROLLER, CPGA241 |
| MC68EN360RC25 | RISC MICROCONTROLLER, CPGA241 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPAK56854FG120 | 制造商:Freescale Semiconductor 功能描述: |
| SPAK56857BU120 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor |
| SPAK56F803BU80 | 制造商:Freescale Semiconductor 功能描述: |
| SPAK56F805FV80 | 制造商:Freescale Semiconductor 功能描述: |
| SPAKDSP303AG100 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。