參數(shù)資料
型號： SPAK302PV16VC
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝： 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144
文件頁數(shù)： 104/128頁
文件大小： 641K
代理商： SPAK302PV16VC
Signal Descriptions
5-10
MC68EN302 REFERENCE MANUAL
MOTOROLA
The MC68EN302 DISCPU state is sampled during hardware reset just as in the MC68302.
The M68000 core is disabled by asserting the DISCPU pin high during total system reset.
5.5.15 PARITY1/BUSW
Parity is controlled by the PCSR Register in the module bus controller. This bidirectional pin
provides even or odd parity for byte 1 (bit 7–bit 0) when not in the reset state.
The state of BUSW is sampled during total system reset. When the BUSW is low during
hardware reset, it does not put the 68000 into 68008 mode with an 8 bit bus. Instead, having
the BUSW low during hardware reset will force the four EN8 bits in the CSER registers to
one, enabling support for dynamic bus sizing in the chip selects. Note that because the
68000 core is in normal 16 bit mode, if the 68000 accesses memory outside of the four chip
select areas, it always performs a normal 16 bit access.
5.5.16 PARITYE/THREESTATE
During normal operation, this bidirectional pin is the active low PARITYE (parity error)
output, and is asserted whenever one of the PED (Parity Error DRAM) bits in the PCSR is
asserted.
If this pin is low during total system reset, all bidirectional pins and output pins will be put
into three-state mode. This is intended for chip test purposes.
5.6 DRAM CONTROLLER I/O
5.6.1 Control Signal Pins
The EN302 contains 8 DRAM specific signal pins: CAS1–CAS0, RAS1–RAS0, AMUX, and
DRAMRW.
5.6.2 Column Address Strobes (CAS1–CAS0)
These active low pins allow seamless interface to Column Address Strobe (CAS) inputs on
industry standard DRAM, providing CAS for both bank 0 and bank 1 of the DRAM controller.
Two strobes support byte operations on the external 16-bit bus. CAS0 corresponds to data
pins D15-D8. CAS1 corresponds to data pins D7–D0.
5.6.3 Row Address Strobes (RAS1–RAS0)
These active low pins allow seamless interface to Row Address Strobe (RAS) inputs on
industry standard DRAM, providing RAS for both bytes of a given DRAM bank. A particular
bank corresponds to specific Base Address and Control information programmed in the
MC68EN302 DRAM control registers (see 3.2 Memory Map for a description). RAS0
corresponds to bank 0 and RAS1 corresponds to Bank 1.
5.6.4 DRAM Read/Write (DRAMRW)
This active low pin is asserted to signify that a DRAM write cycle is occurring. It is separate
from the processor bus R/W so that precharge takes place without regard to the state of R/
W.
相關(guān)PDF資料
PDF描述
SPAK302FC25C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
MC68360RC25 RISC MICROCONTROLLER, CPGA241
MC68EN360RC25 RISC MICROCONTROLLER, CPGA241
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAK56854FG120 制造商:Freescale Semiconductor 功能描述:
SPAK56857BU120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor
SPAK56F803BU80 制造商:Freescale Semiconductor 功能描述:
SPAK56F805FV80 制造商:Freescale Semiconductor 功能描述:
SPAKDSP303AG100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*