參數(shù)資料
型號： SPAK302PV16VC
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝： 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144
文件頁數(shù)： 66/128頁
文件大?。?/td> 641K
代理商： SPAK302PV16VC
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-3
Bits in the registers are R/W unless noted otherwise. Unimplemented bits will return 0 on
reads. If reserved memory locations are accessed, DTACK is not returned.
4.1.1 ETHERNET CONTROL REGISTER (ECNTRL)
The ECNTRL register controls MC68EN302 Ethernet controller operation. All implemented
bits in this register are R/W. This register is $0000 following system reset.
15–3 Reserved. Should be written to zero by the host processor. These bits are always
read as zero.
GTS—Graceful Transmit Stop.
0 = No change in Ethernet controller operation
1 = The Ethernet controller will stop transmission after all frames that are currently
being transmitted have completed. See GRA in 4.1.5 Interrupt Event Register
(INTR_EVENT).
ETHER_EN—Ethernet Enable.
0 = Reception is immediately stopped and transmission ends following the appending
of a bad CRC to any frame currently being transmitted. Buffer descriptor(s)
corresponding to an aborted transmit frame are not updated following ETHER_EN
deassertion. In this situation, the DMA, buffer descriptor and FIFO control logic is
reset along with the buffer descriptor and FIFO pointers.
1 = The Ethernet controller is enabled and reception and transmission of frames may
occur.
RESET—Ethernet Controller Reset.
0 = A reset is performed locally within the Ethernet controller. ETHER_EN is cleared
and all other Ethernet controller registers take their reset values. During Ethernet
controller reset, the Buffer Descriptor Table and the CAM Entry Table can not be
read or written. Any transmission/reception currently in progress is abruptly
aborted.
1 = The MC68EN302 Ethernet controller operates normally
4.1.2 ETHERNET DMA CONFIGURATION STATUS REGISTER (EDMA)
The EDMA register allows user control of the DMA unit and may be written only when the
ETHER_EN bit in the ECNTRL register is cleared. This register is cleared by a hardware
reset.
BDERR 6–0—Buffer descriptor error number.
15
14
13
12
11
10
98765432
1
0
0000000000000
GTS
ETHER_EN
RESET
15
14
13
12
11
10
9
8
7
6
5
43210
BDERR<6:0>
0
BDSIZE<1:0>
TSRLY
WMRK<1:0>
BLIM<2:0>
相關(guān)PDF資料
PDF描述
SPAK302FC25C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68EN360EM25 7 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP240
MC68EN360FE33 RISC MICROCONTROLLER, CQFP240
MC68360RC25 RISC MICROCONTROLLER, CPGA241
MC68EN360RC25 RISC MICROCONTROLLER, CPGA241
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAK56854FG120 制造商:Freescale Semiconductor 功能描述:
SPAK56857BU120 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor
SPAK56F803BU80 制造商:Freescale Semiconductor 功能描述:
SPAK56F805FV80 制造商:Freescale Semiconductor 功能描述:
SPAKDSP303AG100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*