參數(shù)資料
型號： SII3114CT176
元件分類： 總線控制器
英文描述： PCI BUS CONTROLLER, PQFP176
封裝： TQFP-176
文件頁數(shù)： 98/127頁
文件大小： 564K
代理商： SII3114CT176
SiI3114 PCI to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
SiI-DS-0103-D
64
2007 Silicon Image, Inc.
Channel X Task File Register 0 – Command Buffering
Address Offset: 90H / D0H / 290H / 2D0H
Access Type: Read/Write
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Starting Sector Number
Sector Count
Features
Reserved
This register defines one of the Channel X Task File registers used for Command Buffered accesses in the
SiI3114. The register bits are defined below.
Bit [31:24]: Task File Starting Sector Number (R/W). This bit field defines the Channel X Task File Starting
Sector Number register.
Bit [23:16]: Task File Sector Count (R/W). This bit field defines the Channel X Task File Sector Count
register.
Bit [15:08]: Task File Features (W). This write-only bit field defines the Channel X Task File Features
register.
Bit [07:00]: Reserved (R). This bit field is reserved and returns zeros on a read.
Channel X Task File Register 1 – Command Buffering
Address Offset: 94H / D4H / 294H / 2D4H
Access Type: Read/Write
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Command
Device+Head
Cylinder High
Cylinder Low
This register defines one of the Channel X Task File registers used for Command Buffered accesses in the
SiI3114. The register bits are defined below.
The Channel 0 and Channel 1 Device Select bits (bit 4 of the byte, bit 20 of this register) MUST be 0 for proper
operation of the Task File registers when accessed via Base Address 5. The Device Select bits in the Channel 2
or Channel 3 Device+Head Task File is ignored.
Bit [31:24]: Task File Command (W). This write-only bit field defines the Channel X Task File Command
register.
Bit [23:16]: Task File Device+Head (R/W). This bit field defines the Channel X Task File Device and Head
register.
Bit [15:08]: Task File Cylinder High (R/W). This bit field defines the Channel X Task File Cylinder High
register.
Bit [07:00]: Task File Cylinder Low (R/W). This bit field defines the Channel X Task File Cylinder Low
register.
相關(guān)PDF資料
PDF描述
SII3114CTU PCI BUS CONTROLLER, PQFP176
SII3124ACBHU PCI BUS CONTROLLER, PBGA364
SII3512ECTU128 PCI BUS CONTROLLER, PQFP128
SII3531ACNU PCI BUS CONTROLLER, QCC48
SIO10N268-NU MULTIFUNCTION PERIPHERAL, PQFP128
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII3114CTU 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 176-Pin TQFP 制造商:SILICON 功能描述:
SII3124A 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller
SII3124ACBHU 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller
SII3132 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller
SII3132CNU 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*