- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98080 > SII3114CT176 PCI BUS CONTROLLER, PQFP176 PDF資料下載
參數(shù)資料
| 型號(hào)： | SII3114CT176 |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP176 |
| 封裝： | TQFP-176 |
| 文件頁(yè)數(shù)： | 114/127頁(yè) |
| 文件大?。?/td> | 564K |
| 代理商： | SII3114CT176 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)當(dāng)前第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
SiI3114 PCI to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2007 Silicon Image, Inc.
79
SiI-DS-0103-D
Create a Physical Region Descriptor (PRD) Table.
A PRD table is an array where each entry describes the location and size of a physical memory buffer
that will be used during the DMA operation. Each PRD table entry is 64-bits in length, formatted as
follows; bits [31:0] contain the 32-bit starting address of the memory buffer, bits [47:32] contain the 16-bit
size of the memory buffer, bits [62:48] are normally unused, bit 63 flags the end of the PRD table and
therefore should only be set in the last entry of the PRD table. The PRD table itself must be constructed
in a memory region that can be directly accessed by the SiI3114 controller. Once the PRD table is built,
the controller must be informed of its location. This is accomplished by writing the 32-bit address of the
PRD table to the PRD Table Address – Channel x register.
Enable DMA transfer.
DMA is enabled by writing bits [7:0] of the PCI Bus Master – Channel x register. Bit 3 of this register
controls the direction of the DMA transfer; 1 = write to memory, 0 = read from memory. Setting bit 0 of the
register enables the controller to perform DMA operations.
Note:
Task file registers are inaccessible as long as bit 0 is set.
Wait for a PCI interrupt.
When a PCI interrupt occurs, read the PCI Master – Channel x status register and check the DMA status
bits. The possible combinations of the status bits [18:16] are defined below.
000B = If the device does not report an error, then the PRD table specified a size that is smaller
than the transfer size.
001B = DMA transfer in progress.
010B = The controller had a problem transferring data to/from memory.
100B = Normal completion.
101B = If the device does not report an error, then the PRD specified a size that is larger than the
transfer size.
Make sure PCI bus master operation of the SiI3114 is stopped by clearing bit 0 of the PCI Bus Master –
Channel x register.
Note:
The task file registers are not accessible as long as bit 0 is set. Clearing bit 0 causes bit 16 to be
cleared as well.
Read the device status at bits [13:24] in the Channel x Task File Register 1 register to clear the device
interrupt (and the PCI Interrupt) and determine if there was error.
Write ‘1’ to bit 18 (DMA Comp) in the PCI Bus Master – Channel x register to clear the status.
Virtual DMA Read/Write Operation
In virtual DMA operation the controller uses a PIO data transfer mode to move data between an ATA/ATAPI device
and the controller, and uses DMA to move that same data between the controller and the host memory. For
ATA/ATAPI devices that cannot operate in a “true” DMA mode, virtual DMA provides two benefits; first, using DMA
to move data reduces the demand on the host CPU, and second, systems that use virtual memory often require
that data buffers that will be accessed directly by low level device drivers be “mapped” into the operating system’s
address space, in virtual DMA mode the CPU does not access the data buffer directly, so the overhead of
obtaining the mapping to operating system address space is eliminated.
Using Virtual DMA with Non-DMA Capable Devices
Once the SiI3114 is initialized via the initialization sequence described in the “Recommended Initialization
Sequence for the SiI3114” section, and the ATA device has been initialized for PIO mode data transfer per the
guidelines in the “Serial ATA Device Initialization” section, virtual DMA read/write operations may be performed by
following the programming sequence described below.
Note:
The watchdog timer feature is compatible with virtual DMA operation. See section 0 for details about using
the watchdog timer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SII3114CTU | PCI BUS CONTROLLER, PQFP176 |
| SII3124ACBHU | PCI BUS CONTROLLER, PBGA364 |
| SII3512ECTU128 | PCI BUS CONTROLLER, PQFP128 |
| SII3531ACNU | PCI BUS CONTROLLER, QCC48 |
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII3114CTU | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 176-Pin TQFP 制造商:SILICON 功能描述: |
| SII3124A | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3124ACBHU | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3132 | 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller |
| SII3132CNU | 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。