- 您現在的位置：買賣IC網 > PDF目錄16898 > SCFLXRAYADPTS12 (Freescale Semiconductor)ADAPTER BOARD FRDC PDF資料下載
參數資料
| 型號： | SCFLXRAYADPTS12 |
| 廠商： | Freescale Semiconductor |
| 文件頁數： | 5/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | ADAPTER BOARD FRDC |
| 標準包裝： | 1 |
| 系列： | * |
| 附件類型： | * |
| 適用于相關產品： | * |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
SCF5250 Data Sheet: Technical Data, Rev. 1.3
Freescale Semiconductor
13
3.2.2
Read-Write Control
This signal indicates during any bus cycle whether a read or write is in progress. A low is write cycle and
a high is a read cycle.
3.2.3
Output Enable
The OE signal is intended to be connected to the output enable of asynchronous memories connected to
chip selects. During bus read cycles, the ColdFire processor will drive OE low.
3.2.4
Data Bus
The data bus (D[31:16]) is bi-directional and non-multiplexed. Data is registered by the SCF5250 on the
rising clock edge. The data bus uses a default configuration if none of the chip-selects or DRAM bank
match the address decode. All 16 bits of the data bus are driven during writes, regardless of port width or
operand size.
3.2.5
Transfer Acknowledge
The TA/GPIO12 pin is the transfer acknowledge signal.
3.3
SDRAM Controller Signals
The following SDRAM signals provide a glueless interface to external SDRAM. An SDRAM width of 16
bits is supported and can access as much as 32MB of memory. ADRAMs are not supported.
Table 3. SDRAM Controller Signals
SDRAM Signal
Description
Synchronous DRAM row address strobe
The SDRAS/GPIO59 active low pin provides a seamless interface to the RAS input
on synchronous DRAM
Synchronous DRAM Column Address
Strobe
The SDCAS/GPIO39 active low pin provides a seamless interface to CAS input on
synchronous DRAM.
Synchronous DRAM Write
The SDWE/GPIO38 active-low pin is asserted to signify that a SDRAM write cycle
is underway. This pin outputs logic ‘1’ during read bus cycles.
Synchronous DRAM Chip Enable
The SD_CS0/GPIO60 active-low output signal is used during synchronous mode
to route directly to the chip select of a SDRAM device.
Synchronous DRAM UDQM and LQDM
signals
The DRAM byte enables UDMQ and LDQM are driven by the SDUDQM/GPO53
and SDLDQM/GPO52 byte enable outputs.
Synchronous DRAM clock
The DRAM clock is driven by the BCLK/GPIO40 signal
Synchronous DRAM Clock Enable
The BCLKE active high output signal is used during synchronous mode to route
directly to the SCKE signal of external SDRAMs. This signal provides the clock
enable to the SDRAM.
相關PDF資料 |
PDF描述 |
|---|---|
| LM4051CEM3-1.2+T | IC VREF SHUNT PREC 1.225V SOT23 |
| HBM06DSEF-S13 | CONN EDGECARD 12POS .156 EXTEND |
| 202A174-25/86-0 | BOOT MOLDED |
| MIC2566-0BTS TR | IC PCMCIA/CARDBUS SGL 14-TSSOP |
| 202A174-4/42-0 | BOOT MOLDED |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SCFP1470 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| SCFR2502 | 制造商:FCI 制造商全稱:First Components International 功能描述:25.0 Amp SOZA CELL AUTO DIODE High surge current capability |
| SCFR2504 | 制造商:FCI 制造商全稱:First Components International 功能描述:25.0 Amp SOZA CELL AUTO DIODE High surge current capability |
| SCFR2506 | 制造商:FCI 制造商全稱:First Components International 功能描述:25.0 Amp SOZA CELL AUTO DIODE High surge current capability |
| SCFR3502 | 制造商:FCI 制造商全稱:First Components International 功能描述:35 Amps SOZA CELL AUTO DIODES High surge current capability |
發(fā)布緊急采購，3分鐘左右您將得到回復。