SCF5250 Data Sheet: Technical Data, Rev. 1.3 Freescale Se" />
參數(shù)資料
型號： SCFLXRAYADPTS12
廠商： Freescale Semiconductor
文件頁數(shù)： 25/56頁
文件大?。?/td> 0K
描述： ADAPTER BOARD FRDC
標(biāo)準(zhǔn)包裝： 1
系列： *
附件類型： *
適用于相關(guān)產(chǎn)品： *
SCF5250 Data Sheet: Technical Data, Rev. 1.3
Freescale Semiconductor
31
Figure 8 provides the I2C-bus input and output timing diagram and Table 26 and Table 27 provide the
I2C-bus input and output timing parameters.
Figure 8. I2C-Bus Input/Output Timing Definition Diagram
Table 26. I2C-Bus Input Timing Specifications Between SCL and SDA
Num
Characteristic
Min
Max
Units
M1
Start Condition Hold Time
2
–
bus clocks
M2
Clock Low Period
8
–
bus clocks
M3
SCL/SDA Rise Time (VIL= 0.5 V to VIH = 2.4 V)
–
1
mSec
M4
Data Hold Time
0
–
ns
M5
SCL/SDA Fall Time (VIH= 2.4 V to VIL = 0.5 V)
–
1
ms
M6
Clock High time
4
–
bus clocks
M7
Data Setup Time
0
–
ns
M8
Start Condition Setup Time (for repeated start condition only)
2
–
bus clocks
M9
Stop Condition Setup Time
2
–
bus clocks
Table 27. I2C-Bus Output Timing Specifications Between SCL and SDA
Num
Characteristic
Min
Max
Units
M11
1 Output numbers are dependent on the value programmed into the MFDR; an MFDR programmed with the maximum frequency (MFDR =
0x20) will result in minimum output timings as shown. The MBUS interface is designed to scale the actual data transition time to move it to
the middle of the SCL low period. The actual position is affected by the prescale and division values programmed into the MFDR; however,
numbers given are the minimum values.
Start Condition Hold Time
6
–
bus clocks
M21
Clock Low Period
10
–
bus clocks
M32
2 Since SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, the time required for SCL or SDA to
reach a high level depends on external signal capacitance and pull-up resistor values.
SCL/SDA Rise Time (VIL= 0.5 V to VIH = 2.4 V)
note 2
mSec
M41
Data Hold Time
7
–
bus clocks
M53
3 Specified at a nominal 20 pF load.
SCL/SDA Fall Time (VIH= 2.4 V to VIL = 0.5 V)
–3
ns
M61
Clock High time
10
–
bus clocks
M71
Data Setup Time
2
–
bus clocks
M81
Start Condition Setup Time (for repeated start condition only)
20
–
bus clocks
M91
Stop Condition Setup Time
10
–
bus clocks
M2
M6
M1
M4
M7
M8
M9
M5
M3
SCL
SDA
相關(guān)PDF資料
PDF描述
LM4051CEM3-1.2+T IC VREF SHUNT PREC 1.225V SOT23
HBM06DSEF-S13 CONN EDGECARD 12POS .156 EXTEND
202A174-25/86-0 BOOT MOLDED
MIC2566-0BTS TR IC PCMCIA/CARDBUS SGL 14-TSSOP
202A174-4/42-0 BOOT MOLDED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SCFP1470 制造商: 功能描述: 制造商:undefined 功能描述:
SCFR2502 制造商:FCI 制造商全稱:First Components International 功能描述:25.0 Amp SOZA CELL AUTO DIODE High surge current capability
SCFR2504 制造商:FCI 制造商全稱:First Components International 功能描述:25.0 Amp SOZA CELL AUTO DIODE High surge current capability
SCFR2506 制造商:FCI 制造商全稱:First Components International 功能描述:25.0 Amp SOZA CELL AUTO DIODE High surge current capability
SCFR3502 制造商:FCI 制造商全稱:First Components International 功能描述:35 Amps SOZA CELL AUTO DIODES High surge current capability
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*