SCF5250 Data Sheet: Technical Data, Rev. 1.3 Freescale Se" />
參數(shù)資料
型號(hào)： SCFLXRAYADPTS12
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 23/56頁(yè)
文件大?。?/td> 0K
描述： ADAPTER BOARD FRDC
標(biāo)準(zhǔn)包裝： 1
系列： *
附件類型： *
適用于相關(guān)產(chǎn)品： *
SCF5250 Data Sheet: Technical Data, Rev. 1.3
Freescale Semiconductor
3
1.2.2
DMA Controller
The SCF5250 provides four fully programmable DMA channels for quick data transfer. Single and dual
address mode is supported with the ability to program bursting and cycle stealing. Data transfer is
selectable as 8, 16, 32, or 128-bits. Packing and unpacking is supported.
Two internal audio channels and the dual UART can be used with the DMA channels. All channels can
perform memory to memory transfers. The DMA controller has a user-selectable, 24- or 16-bit counter and
a programmable DMA exception handler.
External requests are not supported.
1.2.3
Enhanced Multiply and Accumulate Module (EMAC)
The integrated EMAC unit provides a common set of DSP operations and enhances the integer multiply
instructions in the ColdFire architecture. The EMAC provides functionality in three related areas:
1. Faster signed and unsigned integer multiplies
2. New multiply-accumulate operations supporting signed and unsigned operands
3. New miscellaneous register operations
Multiplies of 16x16 and 32x32 with 48-bit accumulates are supported in addition to a full set of extensions
for signed and unsigned integers plus signed, fixed-point fractional input operands. The EMAC has a
single-clock issue for 32x32-bit multiplication instructions and implements a four-stage execution
pipeline.
1.2.4
Instruction Cache
The instruction cache improves system performance by providing cached instructions to the execution unit
in a single clock. The SCF5250 processor uses a 8K-byte, direct-mapped instruction cache to achieve 107
MIPS at 120 MHz. The cache is accessed by physical addresses, where each 16-byte line consists of an
address tag and a valid bit. The instruction cache also includes a bursting interface for 16-bit and 8-bit port
sizes to quickly fill cache lines.
1.2.5
Internal 128-KByte SRAM
The 128-KByte on-chip SRAM is available in two banks, SRAM0 (64K) and SRAM1 (64K). It provides
one clock-cycle access for the ColdFire core. This SRAM can store processor stack and critical code or
data segments to maximize performance. Memory in SRAM1 can be accessed under DMA.
1.2.6
SDRAM Controller
The SCF5250 SDRAM controller provides a glueless interface for one bank of SDRAM up to 32 MB
(256 Mbits). The controller supports a 16-bit data bus. A unique addressing scheme allows for increases
in system memory size without rerouting address lines and rewiring boards. The controller operates in
page mode, non-page mode, and burst-page mode and supports SDRAMS.
相關(guān)PDF資料
PDF描述
LM4051CEM3-1.2+T IC VREF SHUNT PREC 1.225V SOT23
HBM06DSEF-S13 CONN EDGECARD 12POS .156 EXTEND
202A174-25/86-0 BOOT MOLDED
MIC2566-0BTS TR IC PCMCIA/CARDBUS SGL 14-TSSOP
202A174-4/42-0 BOOT MOLDED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SCFP1470 制造商: 功能描述: 制造商:undefined 功能描述:
SCFR2502 制造商:FCI 制造商全稱:First Components International 功能描述:25.0 Amp SOZA CELL AUTO DIODE High surge current capability
SCFR2504 制造商:FCI 制造商全稱:First Components International 功能描述:25.0 Amp SOZA CELL AUTO DIODE High surge current capability
SCFR2506 制造商:FCI 制造商全稱:First Components International 功能描述:25.0 Amp SOZA CELL AUTO DIODE High surge current capability
SCFR3502 制造商:FCI 制造商全稱:First Components International 功能描述:35 Amps SOZA CELL AUTO DIODES High surge current capability
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*